ZuoTi.Pro
Question

You want to access the 818,768th byte of physical memory. Is it possible to reach this value from some segment using the hexadecimal offset 2A30? If so, what value would you load into the segment register? Write the full logical address in segment:offset format needed to access this byte in physical memory. Use hexadecimal

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

beeo to acces 818768 byte phacal memory Sono w if we tare segment sixe 32 butes e can ceve (801968) bytes in 3 2 G241: 24 30)

0 0
Add a comment
Know the answer?
Add Answer to:
You want to access the 818,768th byte of physical memory. Is it possible to reach this...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Consider a logical address space of 8 pages; each page is 2048 byte long, mapped onto a physical memory of 64 frames.

    Consider a logical address space of 8 pages; each page is 2048 byte long, mapped onto a physical memory of 64 frames.(i) How many bits are there in the logical address and how many bits are there in the physical address?(ii) A 6284 bytes program is to be loaded in some of the available frames ={10,8,40,25,3, 15,56,18,12,35} . Show the contents of the program's page table.(iii) What is the size of the internal fragmentation?(iv) Convert the following logical addresses 2249...

  • 1) The following page table illustrates a system with 12-bit virtual and physical addresses and 256-byte...

    1) The following page table illustrates a system with 12-bit virtual and physical addresses and 256-byte pages. Free page frames are to be allocated in the order9 F, D. A dash for a page frame indicates that the page is not in memory. (4 points) Page Page-Frame 0x4 OxB 0 2 4 0x2 0x0 0xC 7 Convert the following virtual addresses to their equivalent physical addresses irn hexadecimal. All numbers are given in hexadecimal. In the case of a page...

  • Exercise l: Suppose that we have a virtual memory space of 28 bytes for a given process and physical memory of 4 page frames. There is no cache. Suppose that pages are 32 bytes in length. 1) How...

    Exercise l: Suppose that we have a virtual memory space of 28 bytes for a given process and physical memory of 4 page frames. There is no cache. Suppose that pages are 32 bytes in length. 1) How many bits the virtual address contain? How many bits the physical address contain? bs Suppose now that some pages from the process have been brought into main memory as shown in the following figure: Virtual memory Physical memory Page table Frame #...

  • 18. You have a byte-addressable virtual memory system with a two-entry TLB, a 2-way set associati...

    18. You have a byte-addressable virtual memory system with a two-entry TLB, a 2-way set associative cache, and a page table for a process P. Assume cache blocks of 8 bytes and page size of 16 bytes. In the system below, main memory is divided into blocks, where each block is represented by a letter. Two blocks equal one frame. Given the system state as depicted above, answer the following questions: a) How many bits are in a virtual address...

  • Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a...

    Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a 32 blocks direct mapped cache. The cache is initially empty. The following decimal memory addresses are referenced 1020, 1006, 1022, 5106, 994, and 2019 Map the addresses to cache blocks and indicate whether hit or miss. Note: You must use the hexadecimal approach in solving this question. You must also show the computations of dividing the memory address into tag bits, cache index bits,...

  • Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide...

    Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide data bus. Here, similar to Q1, we are using byte packing, that is, we should be able to access each byte in the memory. Assume that you are using a memory chips organized as 128K by 8 bits. Q2-1.Divide the 37-bit address lines into page number bits, offset bits and byte address bits. Q2-2.How many 128K by 8 memory devices would you need to...

  • Assume the following about a computer with a cache: .. The memory is byte addressable. •...

    Assume the following about a computer with a cache: .. The memory is byte addressable. • Memory accesses are to 1-byte words (not to 4-byte words). .. Addresses are 8 bits wide. .. The cache is 2-way associative cache (E=2), with a 2-byte block size (B=2) and 4 sets (5=4). • The cache contents are as shown below (V="Valid"): Set #Way #0 Way #1 V=1;Tag=0x12; Data = v=1;Tag=0x10; Data = Ox39 0x00 0x26 Ox63 V=1;Tag=0x09; Data = v=1;Tag=0x11; Data =...

  • 1. Given the following physical addresses and value in memory: Val | 16 | 14 | 12 | 10|36 | 34|32...

    1. Given the following physical addresses and value in memory: Val | 16 | 14 | 12 | 10|36 | 34|32 | 30 | 0|40 | 35 | 30 | 28 | 18 | 24 | 20 | 32 | 0|4018|132 | 24 | 54 add 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 4344454647 val 8403516 14121222244217 19 2123252716 1513 119700 add 48 49551 52 53 54 55...

  • Question 31 supus Given a computer using a byte-addressable virtual memory system with a two-entry TLB,...

    Question 31 supus Given a computer using a byte-addressable virtual memory system with a two-entry TLB, a 2-way set associative cache, and a page table for a process P. Assume cache blocks of size 16 bytes. Assume pages of size 32 bytes and a main memory of 4 frames. Assume the following TLB and page table for Process P: TLB 03 4 هما 0 1 2 3 4 5 6 7 Page Table f Vali d 1 1 0 2...

  • For part A: convert the virtual address into page numbers and offset, and then into hexadecimal...

    For part A: convert the virtual address into page numbers and offset, and then into hexadecimal numbers. Redraw the page table showing which pages were referenced and in any needed to be loaded into memory and what frame was selected. Assume frames 6,7,11,and 12 are available. 9.22 The page table shown in Figure 9.32 is for a system with 16-bit virtual and physical addresscs and with 4,096-byte pages. The reference bit is been referenced. Periodically, a thread zeroes out all...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT