using J-K flip-flops, design a synchronous counter to produce the following repeating sequence 0,6,2,4,0 and prove it in Multisim.
Excitation Table of JK Flip Flops
PRESENT STATE |
NEXT STATE |
INPUT |
|
Q |
Q+ |
J |
K |
0 |
0 |
0 |
X |
0 |
1 |
1 |
X |
1 |
0 |
X |
1 |
1 |
1 |
X |
0 |
State Table
PRESENT STATE |
NEXT STATE |
JK FLIP FLOP EXCITATION INPUTs |
|||||||||
Q2 |
Q1 |
Q0 |
Q2+ |
Q1+ |
Q0+ |
J2 |
K2 |
J1 |
K1 |
J0 |
K0 |
0 |
0 |
0 |
1 |
1 |
0 |
1 |
X |
1 |
X |
0 |
X |
0 |
0 |
1 |
X |
X |
X |
X |
X |
X |
X |
X |
X |
0 |
1 |
0 |
1 |
0 |
0 |
1 |
X |
X |
1 |
0 |
X |
0 |
1 |
1 |
X |
X |
X |
X |
X |
X |
X |
X |
X |
1 |
0 |
0 |
0 |
0 |
0 |
X |
1 |
0 |
X |
0 |
X |
1 |
0 |
1 |
X |
X |
X |
X |
X |
X |
X |
X |
X |
1 |
1 |
0 |
0 |
1 |
0 |
X |
1 |
X |
0 |
0 |
X |
1 |
1 |
1 |
X |
X |
X |
X |
X |
X |
X |
X |
X |
using J-K flip-flops, design a synchronous counter to produce the following repeating sequence 0,6,2,4,0 and prove it in Multisim.
Designa synchronous counter using jk flip flops with the following repeated sequence: 0,1,2,3
Design an up/down counter with four states (0, 1, 2, 3) using clocked J-K flip-flops. A control signal x is used as follows: When x 0 the machine counts forward (up), when x , backward (down). Simulate using MultiSim and attach a simulation printout X Please address the following in your report 1. State Table 2. State Diagram 3. Flip-Flop Excitation Tables 4 K-Map Simplification and resulting diagram 5. Multisim Simulation 6. Conclusion/Discussion 7. References
Design an up/down counter with...
Design a non-sequential synchronous counter using a positive
edge triggered JK Flip Flops for the following output
0?2?3?5?4?7?6?0
Design a non-sequential synchronous counter using positive edge triggered JK Flip Flops for the following output 0 rightarrow 2 rightarrow 3 rightarrow 5 rightarrow 4 rightarrow 7 rightarrow 6 rightarrow 0
Design a Binary Counter with the repeating sequence of 100 - 110 - 111 - 011 - 001 - 000 using T Flip-Flops. Find the input expressions of the T Flip-Flops by K-Map.
Design a Synchronous 3 bits UP Counter using D type flip flops. 1- Complete table 1, 2- Draw k map 3- Draw the 3 bits up counter circuit using D type flipflop
UP/DOWN counter: Design a modulus-14 up/down counter using decade J-K flip-flops.
Design a synchronous counter using 3 Flip Flops(D and JK FFs) (1 3 6 5) and loops endless. Show K-Maps Design.
9) Using JK flip flops and in the space below, design a synchronous counter that counts up from 0 to 5 and recycles to 0. (Positive edge triggered, PRE & CLR active low) Show all connections except the power and ground inputs to the flip flops.
Design a clocked synchronous counter with output sequence: 1, 3, 5,7, 9,11, 13, 15, 14, 12, 10,8, 6,4, 2, 0, 1,.. using Enabled D Flip-Flops. Show the characteristic and excitation equations of the Flip-Flops, as well as the state-transition table and the logic diagram of the counter.