Please give a upvote if you feel helpful .
Exercise 2: Show a design for the following Boolean functions using the simple 4-input, 4 output...
Given four-input Boolean functions, F1 (A,B,C,D) = Σm(4, 5, 10, 11, 12) F2 (A,B,C,D) = Σm(0, 1, 3, 4, 8, 11) F3 (A,B,C,D) = Σm(0, 4, 10, 12, 14) (a) Realize F1, F2 and F3 using a ROM. (b) Realize F1, F2 and F3 using a PLA of minimum size. Show the PLA table and location of switches.
1. (15 pts) Simplify the following Boolean functions using K-maps: a. F(x,y,z) = (1,4,5,6,7) b. F(x, y, z) = (xy + xyz + xyz c. F(A,B,C,D) = 20,2,4,5,6,7,8,10,13,15) d. F(A,B,C,D) = A'B'C'D' + AB'C + B'CD' + ABCD' + BC'D e. F(A,B,C,D,E) = (0,1,4,5,16,17,21,25,29) 2. (12 pts) Consider the combinational logic circuit below and answer the following: a. Derive the Boolean expressions for Fi and F2 as functions of A, B, C, and D. b. List the complete truth table...
Procedure Given the following switching functions with four inputs, a, b, c, and d and three outputs, F2, F1, Fo, F2 (a, b,c,d) = Em (3,4,6,9, 11) F (a, b, c, d) =m (2, 4, 8, 10, 11, 12) Fo (a, b, c, d) =ăm (4, 6, 9, 14, 15) 1. Design the switching functions using 8:1 MUXs. 2. Design the switching using 4:16 Decoder and minimal logic gates. 3. Design the switching functions using a ROM. 4. Design a...
Computer architecture
Having the next Boolean functions: F1(x,y,z)-П (1, 3, 5) . F2(x,y,z)-Σ (0, 2, 4, 5) . 1. Make one logic gate design circuit, using AND, OR and NOT logic gates (20 points). 2. Design two 4-to-1 selectors, one for each Boolean function (20 points) 3. Design one 3-to-8 decoder to solve both Boolean functions (20 points) 4. Design a 8x2 ROM to solve both Boolean functions (20 points) 5. Design a 3x5x2 PLA to solve both Boolean functions...
(a) Implement the following Boolean functions using decoders. i) F1 = x'y z' + x Z ii) F2 = x y' z' + x' y (b) Implement the following Boolean function using multiplexers. i) F1 (a, b, c, d) = Σ(1, 3, 4, 11, 12, 13, 14, 15) ii) F2 (a, b, c, d)= Σ(1, 2, 5, 7, 8, 10, 11, 13, 15)
1. (12 points) Simplify the following Boolean functions using K-maps to get smallest implementation (in terms of number of inverters and 2-input AND, and OR gates used): a. F(a, b,c,d) b + bcd +ac a b. W(m,n, q,r) = n(0,2,8,11,12,13,14,15) D(1,4,6,9,10) c. Z(a, b,c, d)E(1,5,7,9,10,12,13) d(0,8,15)
Design a four-bit combinational circuit 2'scomplementer. (The output generates the 2's complement of the input binary number.) Construct a 5-to-32-line decoder with enable by using 3-to-8 and 2-to-4-line decoders with enables For the decimal-to-BCD encoder given in the text (Slide 33 of chapter 5), assume by error that the 6 input and the 3 input are both HIGH. What is the output code? Is it a valid BCD code? Construct a 16 times 1 multiplexer with 4 times 1 multiplexers....
Design a circuit with three inputs (A, B, C) and two outputs (F1, F2). The first output F1 is 1 when the binary input is 2, 3, 4, 7, otherwise the first output F1 is logic 0. The second output F2 is 1 when the input variables have more l's than 0's. The output is 0 otherwise. Input/ Output ABC F1 F2 000 001 010 011 100 101 a. Derive the truth-table for F1 and F2 as a function of...
Design a circuit with three inputs (A, B, C) and two outputs (F1, F2). The first output F1 is logic 1 if the number of l’s in the binary number is less than the number of O's, otherwise F1 is logic 0. The second output F2 is 1 if the binary input is 2, 4, 5, 6,7 otherwise the second output F2 is logic 0. a. Derive the truth-table for F1 and F2 as a function of the 3 inputs....
Please solve
the problems from 2_5
Digital
system
Problem 2 Design a combinational circuit with inputs a, b, c, d and outputs w, x, y, z. Assume that the inputs a, b, c d represent a 4-bit signed number (2s complement). The output is also a signed number in 2s complement which is 5 greater than the input if the input is less than 2, and is 2 less than the input if the input is greater than or equal...