Consider the data below and implement error detection using VRC and LRC with odd parity. (10 points)
10111100 |
10001101 |
01100011 |
10110111 |
Using VRC with Odd Parity:
Meaning of ODD Parity is that in a block, total number of 1s will be an odd number.
If in the data, total 1s are odd, 0 is appended as parity
bit.
If total 1s are even, 1 is appended as parity bit.
So, for error detection, we just simply count the number of 1s in each block and the result must be an odd number. Then there is no error.
Given data is:
10111100 10001101 01100011 10110111
For block 1: 1011100
Number of 1s = 5 = odd => no error
For block 2: 10001101
Number of 1s = 4 = even => error
For block 3: 01100011
Number of 1s = 4 = even => error
For block 4: 10110111
Number of 1s = 6 = even => error
So, as per the VRC, there is an error in 2nd,
3rd and 4thblock of data. So, the data is
invalid here.
Using LRC with Odd Parity:
In LRC, data is organized in a tabular form and then the parity is calculated for each of the column. Here, we are supposed to use odd parity.
As there are 4 blocks received by the receiver, we will arrange first 3 data blocks and count odd parity. After that, we will match it to the last data block which was appended by the sender. using LRC technique.
Or in the simpler way, receiver will arrange the data in the tabular way and calculate number of 1s column wise. For each column, it must be odd number then we can say that there is no error in the data.
Data blocks are: 10111100 10001101 01100011 10110111
Arranging them in table form means:
10111100
10001101
01100011
10110111
-------------
No.of 1s: 31322321
It shows that from the 8 columns, 3 columns are there which are having the total number of 1s as even. So, they are having error i.e. they were modified during transmission so the data is not valid and you should discard this piece of data and ask for retransmission of it.
Consider the data below and implement error detection using VRC and LRC with odd parity. (10...
For error detection in a 3 bit data (XYZ): a) Design an odd parity generator. b) Design an odd parity checker
7. Show parity using odd I's with double parity, for following data 11001101110. (10 pt.) UG 8. Show the hamming code for any 6-bit data. (10pt.) 9. What are the polynomial equivalence of following bits. (10 pt.) 1100101 0011101 1110001 010100 Assume a sender has the following data frames. Suppose the sender using burst error detection/correction. Show the actual row and column that is send and received. (10pt.) 1- 0110 2- 1101 3- 0011 4- 0101 11. In terms of...
3. (20 points) Two communication devices are using a single-bit even parity check for error detection. The transmitter sends the byte 10101010 and, because of channel noise, the receiver gets the byte 10111011. Will the receiver detect the error? Why or why not?
Given the data-bits m = 11010110 , determine the number of k (parity-bits) by using Hamming Code requirements. Illustrate the error detection and correction scheme using Hamming code method, for both the sender and receiver to detect an error at the following positions: a. 6 th bit position . b. 11 th bit position . Assume an odd-parity scheme for this problem. You must show detailed calculations to receive full-credit.
Extra problem: Use the attached sheet to draw a 8- bit odd parity generator and a odd-parity checker for the 8 data bits and odd parity bit. Let the Error output be active-low (so that it goes low if there is an error and is high if there is no error) Parity Error-Detection System Using 74280s, design a complete parity generator/checking system. It is to be used in an 8-bit, even-parity computer configuration. Solution: Parity generator: Because the 74280 has...
2. Design an even parity detection circuit. A parity bit is an error checking mechanism. Your circuit will count the number of 1's in a stream of bits. If the number of l's is even, the circuit turns on an output called y. Assume a single bit at each cycle - call the input x. Do not use an accumulator or counter. Design the even parity detection circuit using J-K flip-flops. Your answer must include: a. The state diagram. b....
1. Implement the four-input odd-parity function with AND and OR gates using bubbled inputs and outputs. Note: Rather than draw inverters explicitly, a common practice is to add “bubbles” to the inputs or outputs of a gate to cause the logic value on that input line or output line to be inverted.
b). Identify the pros and cons of LRC (2D parity). Consider a 32 bits block of data 11100111- 11011101-00111001-10101001 that has to be transmitted. If Longitudinal Redundancy Check is used find out the transmitted bit streams?
Problem 8: Error Correction & Detection (6 points) Assume a 10 by 6 array of data. How many bit errors can a 2D parity Checksum correct? How many can it detect? Compute data sent for a bit stream of 101011 with CRC using a generator 1010. What CRC bits are appended to the data. Randomly assume any bit to have been corrupted. Illustrate how the receiver can detect if the data was corrupted. Cite your reference. You are allowed...
Problem 3: Single Parity bit [10 Points] [11000101] is an 8-bit data codeword before appending a parity bit. Please append a parity bit to this codeword such that: The resulting encoded codeword has even parity The resulting encoded codeword has odd parity Would all possible errors be detected when using even parity? Provide an example to support your answer. Would all possible errors be detected when using odd parity? Provide an example to support your answer.