ZuoTi.Pro
Question

We are comparing the performance of two different microprocessors, M1 and M2. Assume a program P...

We are comparing the performance of two different microprocessors, M1 and M2. Assume a program P will be compiled into M2 instructions counting 20% more than M1 instructions. M1 has a 2 GHz clock rate while M2 has a 3 GHz clock rate. Instructions on these two machines can be classified into 3 classes as shown in the following table. Which machine has better MIPS? Which machine has better performance? By how much? Justify your answers.

Instruction Class

Cycles needed

Instruction Frequency

M1

M2

A

1

2

25%

B

4

3

35%

C

5

5

40%
engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Request Professional Answer

Request Answer!

We need at least 10 more requests to produce the answer.

0 / 10 have requested this problem solution

The more requests, the faster the answer.

Request! (Login Required)

All students who have requested the answer will be notified once they are available.
Know the answer?
Add Answer to:
We are comparing the performance of two different microprocessors, M1 and M2. Assume a program P...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Similar Homework Help Questions

  • Consider two different implementations, M1 and M2, of the same instruction set. There are three classes...

    Consider two different implementations, M1 and M2, of the same instruction set. There are three classes of instructions (A, B, and C) in the instruction set. M1 has a clock rate of 80 MHz and M2 has a clock rate of 100 MHz. The average number of cycles for each instruction class and their frequencies (for a typical program) are as follows: (a) Calculate the average CPI for each machine, M1, and M2. (b) Calculate the average MIPS ratings for...

  • I need help with the following Computer Architecture question: Consider two different implementations, M1 and M2,...

    I need help with the following Computer Architecture question: Consider two different implementations, M1 and M2, of the same instruction set. There are three classes of instructions (A, B, and C) in the instruction set. M1 has a clock rate of 90 MHz and M2 has a clock rate of 80 MHz. The average number of cycles for each instruction class and their frequencies (for a typical program) are as follows: Instruction Class Machine M1 – Cycles/Instruction Class Machine M2...

  • Question 1: Consider two different implementations, M1 and M2, of the same instruction set. There are...

    Question 1: Consider two different implementations, M1 and M2, of the same instruction set. There are four classes of instructions (A, B, C, and D) in the instruction set. M1 has a clock rate of 500 MHz while M2’s clock rate is 750 MHz. The average number of cycles for each instruction class of M1 and M2 are shown in the following table: Class CPI for this class on M1 CPI for this class on M2 A 1 2 B...

  • Microprocessors : MIPS 32 3. (5 pts) add.d $f15, $fo, $fo does not work. Explain why....

    Microprocessors : MIPS 32 3. (5 pts) add.d $f15, $fo, $fo does not work. Explain why. 4. Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2. (NEED TO SHOW YOUR DERIVATION and STEPS FOR FULL CREDIT.) a. (5 pts)...

  • Performance of Compilers [25 pts.] In this question, we are given two different compilers with name...

    Performance of Compilers [25 pts.] In this question, we are given two different compilers with name Batman and Robin that are tested for 1 GHz. machine with 3 classes of instructions: Class Bane, Class Dent and Class Penguin that requires 1, 2 or 3 cycles respectively. We have a huge line of code and we will compare the performance of these compilers. Batman Robin Bane Instructions 10 million 20 million Dent Instructions 3 million 1 million Penguin Instructions 2 million...

  • Question 2 Performance of Compilers [25 pts.) In this question, we are given two different compilers...

    Question 2 Performance of Compilers [25 pts.) In this question, we are given two different compilers with name Batman and Robin that are tested for 1 GHz. machine with 3 classes of instructions: Class Bane, Class Dent and Class Penguin that requires 1, 2 or 3 cycles respectively. We have a huge line of code and we will compare the performance of these compilers. Batman Robin Bane Instructions 10 million 20 million Dent Instructions 3 million 1 million Penguin Instructions...

  • Consider two different implementations of the same instruction set architecture. There are 5 classes of instructions,...

    Consider two different implementations of the same instruction set architecture. There are 5 classes of instructions, A, B, C, D, and E. The clock rate and CPI of each class is given in the following table. Machine Clock Rate CPI class A CPI class B CPI class C CPI class D CPI class E P1 1.0 GHz 1 1 2 3 2 P2 1.5 GHz 1 2 3 4 3 What are the performances of P1 and P2 expressed in...

  • Itby important Q. Disc uss the features of RISC and CISC Architecture. dware implementations Mt &...

    Please Solve 1(c). itby important Q. Disc uss the features of RISC and CISC Architecture. dware implementations Mt &t M2 of the same instruction set. There are three classes F, I & N of instructions in the instruction The average CPl for the three instructi Class set. Miclock rate is 600 MHz, M2's clock cycle is 2ns. on classes on M1 & M2 are as follows: Comments Floating Point Integer Arithmetic Non-arithmetic CPI for M 5.0 2.0 2.4 CPI for...

  • Topics 1. MIPS instruction set architecture (ISA). 2. Performance. 3. MIPS datapath and control. Exercise 1...

    Topics 1. MIPS instruction set architecture (ISA). 2. Performance. 3. MIPS datapath and control. Exercise 1 Consider the memory and register contents shown below. Registers Ox0100 FFF8 13 ($t 5) 14 ($t6) 0x0100 FFFC 0x0101 0000 Memory 0x0000 0000 0x0001 1100 0x0A00 со00 0x1234 4321 OxBAOO OOBB 15 OXAAAA 0000 0x1111 1010 0x7FFF FFFD 0x0100 FFFO 0x0101 0008 (St7) Ox0101 0004 16 ($80) 0x0101 0008 17 ($sl) Show what changes and give the new values in hexadecimal after the following...

  • Consider two different implementations of the same instruction set architecture. The instructions can be divided into...

    Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 2, 4, 3, and 2 and P2 with a clock rate of 3.5 GHz and CPIs of 3, 3, 2, and 3. a. Given a program with a dynamic instruction count of 1.0E8 instructions divided into classes as follows: 30% class...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT