Question

Design a four resistors n-Channel JFET bias circuit for the following specifications: Ip=3mA, Vps = 7V. Assume: Vpp = 14 V, I

please help

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Solu We have to design a four resistore n-channel JFET voltage divider bias ekt in order to have bias ckl ore ID = 3mA VDS 7The ckt can be redrawn as follows IDD VOD as IG= OA R Ro Po = Is. I did 0 Na & VG VDD X R Peront Vas Is. t RitR2 va Ra RS mm0 Rs is as 1 KR RD 1334 KS2. Putting the value of the value of Rs & R is ea ) 1U X R 2 3 Rs - 1.4644 Ret R₂ 3 ) ) 14 R2 Rit Ror in General 14R2 Rit R₂ 3 Rs -1.4644 - 14R₂ = ( 3 R8 -1.4644) (Ret R2, = 14 R₂ - 3 Rs (Ret R2) - 1.4644 (Re AR2) - 14R2 = 3

Add a comment
Know the answer?
Add Answer to:
please help Design a four resistors n-Channel JFET bias circuit for the following specifications: Ip=3mA, Vps...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT