Consider the organization of address bus and data bus in the following two ways
• The address bus operates in parallel with the data bus
• The address bus is multiplexed with the data bus
i) Compare and contrast the two modes of operations. You should briefly explain their advantages and disadvantages.
ii) With the aid of a diagram, explain what is burst mode and how burst mode can improve the efficiency of address buses.
b) A machine is running with a clock frequency of 2MHz.
i) An Assembly program contains 100 instructions. 30% of the instructions require 4 clock cycles, 50% instructions require 5 clock cycles and the remaining instructions require 2 clock cycles for execution. What is the total time required to execute the program?
ii) A system has a level 1 cache and a level 2 cache. The hit rate of the level 1 cache is 60% and the hit rate of the level 2 cache is 50%. An access to level 1 cache requires 1 cycle, an access to level 2 cache requires 4 cycles, and an access to main memory requires 10 cycles. What is the average access time?
Hello,
Please find
the answer to part b attached as under. Please
give a thumbs up rating if you find the answer
useful! Have a rocking day ahead!
b
i. 30 instructions require 4 clock cycles = 120 clock cycles. 50 instructions take 5 clock cycles = 250 clock cycles. 20 instructions require 2 clock cycles = 40 clock cycles. Total number of clock cycles = 120 + 250 + 40 = 410 clock cycle. One clock cycle takes 1/2M seconds = 0.5 microseconds. Thus, total time for execution = 0.5 micro * 410 = 0.205 milliseconds.
ii.
Average access time = [H1*T1]+[(1-H1)*H2*T2]+[(1-H1)(1-H2)*Hm*Tm]
where
H1 = Hit rate of level 1 cache = 0.6
T1 = Access time for level 1 cache = 1 cycle
H2 = Hit rate of level 2 cache = 0.5
T2 = Access time for level 2 cache = 4 cycles
Hm = Hit rate of Main Memory = 1
Tm = Access time for Main Memory = 10 cycles
Thus, average access time = [0.6]+[0.8]+[2] = 3.4 cycles = 3.4 * 0.5 microseconds = 1.7 microseconds
*****************************************************************
PS: Please do not forget the thumbs
up
Consider the organization of address bus and data bus in the following two ways • The...
Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and valid in the cache, it can be found in 1 clock cycle If data is not found in the cache, 80 clock cycles are needed to get it from off- chip memory Designers are trying to improve the average memory access time to...
A certain computer has 7-byteregisters, a 5-byte address bus, and a 2-byte data bus. It requires 6 clock cycles to read data, If the bus clock is 361-MHz, how long will it take to transfer 14 MB of data across this bus (in ms to one decimal place)?
4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instructions require memory data access Assume cache access time of I cycle Assume hit rate 0.90 for instructiens, 0.80 for data Assume miss penalty (time to read memory inte cache and from cache to Processor with cache processor) is 10 cycles >Compare execution times of 100-thousand instructions: 4B,...
Suppose a program (or a program task) takes 1 billion instructions to execute on a processor running at 2 GHz. Suppose also that 50% of the instructions execute in 3 clock cycles, 30% execute in 4 clock cycles, and 20% execute in 5 clock cycles. What is the execution time for the program or task?
1. Cache memory (8pts) Consider adding cache to a processor-memory system desigrn. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes only 4 clock cycles if the data happens to be in the cache and a total 20 clock cycles including the cache misses a. What is the performance ratio of the cache system to the non-cache system given a hit rate of 80%? b. For what hit rate...
Problem 4 (15pts): hines iom address oing MIPS memory with data shown in hex, which are located in little-endian byte on rough 15. Show the result of the MIPS instruction "w Ss0, 4(Sa0)" for an byte orders, where $a0 4 Address Contents Address Contents 0a 1 b 2c 3d 8a 9b 10 b4 c5 6d 7e 8f 5f 13 14 15 70 (b) (10pts)Ass specified units. ume we have the following time, performance and architecture parameters in the Ec execution...
1. Cache memory (8pts) Consider adding cache to a processor-memory system design. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes only 4 clock cycles if the data happens to be in the cache and a total 20 clock cycles including the cache misses. a. What is the performance ratio of the cache system to the non-cache system given a hit rate of 80%? b. For what hit rate...
1. Consider a program that can execute with no stalls and a CPI of 1 if the underlying processor can somehow magically service every load instruction with a 1-cycle L1 cache hit. In practice, 5% of all load instructions suffer from an L1 cache miss, 2% of all load instructions suffer from an L2 cache miss, and 1% of all load instructions suffer from an L3 cache miss (and are serviced by the memory system). An L1 cache miss stalls...
I need help with the following Computer Architecture question: Consider two different implementations, M1 and M2, of the same instruction set. There are three classes of instructions (A, B, and C) in the instruction set. M1 has a clock rate of 90 MHz and M2 has a clock rate of 80 MHz. The average number of cycles for each instruction class and their frequencies (for a typical program) are as follows: Instruction Class Machine M1 – Cycles/Instruction Class Machine M2...
Suppose in the worst-case scenario none of the request and response transactions can be overlapped. Calculate the estimated average memory latency, assuming that every SDRAM access (from the time a row address is issued until the first data item appears on the bus) takes five SDRAM clock cycles. Ignore the time required to deactivate a row. Ic and D: Latency 1 ns, hit ratio-0.95 (assume the same for both caches) L2 cache: Cache line 332 B, latency 33 ns, hit...