ZuoTi.Pro
Question

Design a Mealy FSM which functions as a sequence detector, generating two outputs y, z in...

Design a Mealy FSM which functions as a sequence detector, generating two outputs y, z in the
following way:
a) The signal is applied sequentially to a single input line x.
b) Initially both outputs y, z are set to 0.
c) Output y is set to 1 when the sequence "10" has been applied to the input x; it should then
be reset to 0 and the circuit should continue detecting next occurrence of "10".
d) Output z is set to 1 if the sequence containing "10" is followed by "11", that is, when the
sequence "1011" has been applied to the input x (at the same time y should stay at 0).
Derive a state diagram for this FSM and implement its combinational logic component in two
different ways: i) as a PLA; and ii) as a ROM.
Make sure to show the complete solution: the state diagram, state table, and the two hardware
implementations (PLA and ROM). Make sure to show the content of the PLA and ROM blocks,
and show how they are connected to the state registers to form the sequential machine.

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

Designing a 1 Sequence Detector - To illustrate the drawback of the Mealy machine, consider the design of a 1 sequence detectStep 2: State Diagram (Mealy) The notation in the previous diagram was smplified: we assumed that whan an input-0 thare is na

0 0
Add a comment
Know the answer?
Add Answer to:
Design a Mealy FSM which functions as a sequence detector, generating two outputs y, z in...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Consider an FSM with one input I and three outputs x, y, and z. xyz should...

    Consider an FSM with one input I and three outputs x, y, and z. xyz should always exhibit the following sequence: 000, 001, 010, 100, repeat while I- 1. The output should change only on a rising clock edge. Make 000 the initial state. When I-0, the sequence should stop, holding the last value of xyz, when l #1 again, the sequence is to start over from 000 a. Draw a state diagram for the FSM b. Write the VHDL...

  • Design a 4-bit serial bit sequence detector. The input to your state detector is called DIN...

    Design a 4-bit serial bit sequence detector. The input to your state detector is called DIN and the output is called FOUND. Your detector will assert FOUND anytime there is a 4-bit sequence of "0101". For all other input sequuences the output is not asserted. (a) (b) Provide the state diagram for this FSM. Encode your states using binary encoding. How many D-Flip-Flops does it take to implement the state memory for this FSM? (c) Provide the state transition table...

  • Please label the circuit as well, the inputs and outputs Design a sequence detector that examines...

    Please label the circuit as well, the inputs and outputs Design a sequence detector that examines a string of inputs applied to the input X and generates an output Z-1 whenever the input sequence is 011. A typical input sequence is as follows: X 0 01 1 01 1 1 0 1 0 1 0 0 1 1 Z 0 0 01 0 01 0 0 0 0 0 0 0 0 1 Time: 0 1 2 3 4 5...

  • Design and Draw the Circuit Schematic for the FSM if it were a Mealy Machine. Your...

    Design and Draw the Circuit Schematic for the FSM if it were a Mealy Machine. Your answer must show all the below items in the order. Combined State transition table and Output Table Combined State transition table and Output Table with encodings Boolean expressions for Next State Logic Boolean expressions for Output Logic FSM Circuit Schematic with Inputs, Next State Logic, State Register, Output logic and Outputs The FSM State transition diagram for Mealy Machine is 1/1 Reset 1/0 1/0...

  • Design a Mealy FSM that will model an elevator that can be at any of 4...

    Design a Mealy FSM that will model an elevator that can be at any of 4 floors of EPIC (Ground, First, Second, and Third). There are 2 input buttons that are active High – U to move UP and D to move DOWN. The input buttons are mutually exclusive, that is, only one of them can be active at any point in time (U = 0 and D = 1 makes it go DOWN, and U = 1 and D...

  • Answer both parts please 3. Implement a Mealy FSM to detect the "1100110” sequence with overlap....

    Answer both parts please 3. Implement a Mealy FSM to detect the "1100110” sequence with overlap. The output Y should be a 'l' only when the sequence has been detected and 'O' otherwise. Obtain the state transition diagram, state transition table, state assignment table, output table, next-state equations, and output equations for this FSM. Use SR flip-flops for state storage. Simplify the equations as much as possible using a K-map. Use don't cares as necessary. 4. Implement the sequence detector...

  • Design a MOORE FINITE STATE MACHINE for a Sequence Detector that detects sequentially the number 1510 in a stream of input bits

    Design a MOORE FINITE STATE MACHINE for a Sequence Detector that detects sequentially the number 1510 in a stream of input bits. Label the input w. The output z is equal to 1 if the number 1510 was detected. After detecting the pattern (1510), the machine goes back in the initial state S0. a) Draw the state diagram for the FSM. Add an asynchronous Reset, active LOW. b) How many FFs do you need to implement this FSM? Note: Label the states S0,...

  • Sequence detector: The machine has to generate z = 1 when it detects the sequence 1011

     Sequence detector: The machine has to generate z = 1 when it detects the sequence 1011. Once the sequence is detected, the circuit looks for a new sequence.  The signal E is an input enable: It validates the input x, i.e., if E = 1, x is valid, otherwise x is not valid. Draw the State Diagram (any representation), State Table, and the Excitation Table of this circuit with inputs E and x and output z. Is this a Mealy or a...

  • 0/3 D6.15 Write an assembly main program that implements this Mealy finite state machine. happy The FSM state graph...

    0/3 D6.15 Write an assembly main program that implements this Mealy finite state machine. happy The FSM state graph, shown below, is givenP and cannot be changed. The input is on Port A bit 0 and the output is on Port B bits 3,2,1,0. There are three states (happy, hungry, sleepy), and initial state is happy. hungry 1/8 1/2 143 0/4 sleepy a) Show the ROM-based FSM data structure b) Show the initialization and controller software. Initialize the direction registers,...

  • Design a MEALY algorithmic state machine which functions as a binary sequence detector. There is an...

    Design a MEALY algorithmic state machine which functions as a binary sequence detector. There is an input YIN which receives the binary sequence and an output HBELL which activates the bell. Draw two ASM charts (flow chart and bubble) but do not design the circuit. The detector rings a bell when it receives two binary ones in a row. Then it keeps ringing the bell as long as it keeps receiving ones, otherwise it must start over.

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT