Question

A VM system uses segmentation with segment tables having maximum 256 entries and a maximum segment size of 4096 bytes. A section of the segm expressed in hexadecimal (with the H suffix): ent table is shown below, with all numbers Seg#Limit Base AH 3EBHA0040H 2BH 320H42A40H 2CH 3FFH9FAEH 2DHFAOHBEEFH 2EH 398HFABOOH hat is the physical address expressed in base 16 for a hexadecimal virtual address of 2DACOH? DOFFH ● BEEFACOH 43500H 399AFH C9AFH

0 0
Add a comment Improve this question Transcribed image text
Answer #1

As segment Size = 4096 Byte so 12 bits will be used to represent the offset

Logical address or Virtual address

segment No offset   

Given Virutal address 2DAC0H

12 bit are used to represent offset so offset is AC0H (H for Hexadecimal)

Segment N0 = 2DH

Physical Address

segment no offset+Base

Base corresponding to 2DH is BEEFH

so BEEFH + AC0 = C9AFH

=> overall physical address is 2DC9AFH

Add a comment
Know the answer?
Add Answer to:
A VM system uses segmentation with segment tables having maximum 256 entries and a maximum segment...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • D | Question 1 7.14 pts 57 Minutes. 29 Secon What causes the VM subsystem to...

    D | Question 1 7.14 pts 57 Minutes. 29 Secon What causes the VM subsystem to handle a page fault? 0 the M?U translates wrtual address and determines the page numbers beyond the page table length register's value the process attempts to exeoute this code 100. O the MMU translates a virtual address and whenit reads the page entry from the pare tables finds the vald/invalid bit to be imalid and thus trisgers a pae fault exception O the process...

  • In a system using paged segmentation, the logical address space of each process consists of a...

    In a system using paged segmentation, the logical address space of each process consists of a maximum of 16 segments, each of which can be up to 64 Kbytes in size. Physical pages are 512 bytes. Determine how many bits are needed to specify each of the quantities below, justifying each of your answers by demonstrating the calculations. a) Segment number (segment address) b) Number of a logical page within the segment c) Displacement within a page e) Complete logical...

  • Consider a system with 48-bit address that supports paging AND segmentation. The page size is 8KB...

    Consider a system with 48-bit address that supports paging AND segmentation. The page size is 8KB and each page table entry (PTE) is 4B. A process can have up to 256 segments and each segment table entry (STE) is 8B. How large in bytes is the largest possible page table?

  • Exercise 6.4.1: Parameters of paging and segmentation. A memory system employs both paging and segmentation: The...

    Exercise 6.4.1: Parameters of paging and segmentation. A memory system employs both paging and segmentation: The logical address size is 32 bits. Page size is 512 words. The segment table contains 213 entries. (a) What is the size of w? (b) What is the maximum number of pages per segment?

  • A computer uses a byte-addressable virtual memory system with a four-entry TLB and a page table...

    A computer uses a byte-addressable virtual memory system with a four-entry TLB and a page table for a process P. Pages are 16 bytes in size. Main memory contains 8 frames and the page table contains 16 entries. a. How many bits are required for a virtual address? b. How many bits are required for a physical address?

  • A simple paging system has a memory size of 256 bytes and a page size of...

    A simple paging system has a memory size of 256 bytes and a page size of 16 bytes. i. What is the size of the page table? ii. How many bits exist for an address, assuming 1-byte incremental addressing? iii. State p and d values (i.e. the page number and the offset). iv. Perform address translation of 64 bytes to physical address space using the page table below. 0 8 1 6 2 3 3 11 4 7

  • A simple paging system has a memory size of 256 bytes and a page size of...

    A simple paging system has a memory size of 256 bytes and a page size of 16 bytes. i. What is the size of the page table? ii. How many bits exist for an address, assuming 1-byte incremental addressing? iii. State p and d values (i.e. the page number and the offset). iv. Perform address translation of 64 bytes to physical address space using the page table below. 0 8 1 6 2 3 3 11 4 7

  • A system implements a paged virtual address space for each process using a one-level page table....

    A system implements a paged virtual address space for each process using a one-level page table. The maximum size of virtual address space is 8MB. The page table for the running process includes the following valid entries (the -> notation indicates that a virtual page maps to the givenpage frame, that is, it is located in that frame): Virtual page 2 -> Page frame4 Virtual page 4 -> Page frame 9 Virtual page 1 -> Page frame2 Virtual page 3...

  • 1) The following page table illustrates a system with 12-bit virtual and physical addresses and 256-byte...

    1) The following page table illustrates a system with 12-bit virtual and physical addresses and 256-byte pages. Free page frames are to be allocated in the order9 F, D. A dash for a page frame indicates that the page is not in memory. (4 points) Page Page-Frame 0x4 OxB 0 2 4 0x2 0x0 0xC 7 Convert the following virtual addresses to their equivalent physical addresses irn hexadecimal. All numbers are given in hexadecimal. In the case of a page...

  • 1. Consider a simple paging system with the following parameters: 232 bytes of physical memory; page...

    1. Consider a simple paging system with the following parameters: 232 bytes of physical memory; page size of 210 bytes; 216 pages of logical address space. How many bits are in a logical address? How many bytes are in a frame! How many bits in the physical address specify the frame? How many entries are in the page table? How many bits are in each page table entry? Assume each page table entry contains a valid/invalid bit. 2. Consider a...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT