Question

Binary Coded Decimal (BCD) weighted 7-4-2-1 code. V is a validity bit that =1 when the...

Binary Coded Decimal (BCD) weighted 7-4-2-1 code. V is a validity bit that =1 when the input code is valid, assume invalid codes can be treated as “don’t care” conditions for W,X,Y and Z. Fill in the truth table for this design A,B,C,D will be the input BCD code and W,X,Y,Z will be the output code.

Is this correct?

Decimal equivalent

Inputs (BCD)

(MSB -> LSB)

Outputs (7421)

(MSB -> LSB)

A   B   C   D

W

X

Y

Z

V

0

0    0    0    0

0

0

0

0

1

1

0    0    0    1

0

0

0

1

1

2

0    0    1    0

0

0

1

0

1

3

0    0    1    1

0

0

1

1

1

4

0    1    0    0

0

1

0

0

1

5

0    1    0    1

0

1

0

1

1

6

0    1    1    0

0

1

1

0

1

7

0    1    1    1

0

1

1

1

1

8

1    0    0    0

1

0

0

1

1

9

1    0    0    1

1

0

1

0

1

10

1    0    1    0

x

x

x

x

0

11

1    0    1    1

x

x

x

x

0

12

1    1    0    0

x

x

x

x

0

13

1    1    0    1

x

x

x

x

0

14

1    1    1    0

x

x

x

x

0

15

1    1    1    1

x

x

x

x

0

0 0
Add a comment Improve this question Transcribed image text
Answer #1

It is mentioned in the question to verify whether the given truth table is correct or not. So I didn't find expression for w x y z and v.

Add a comment
Know the answer?
Add Answer to:
Binary Coded Decimal (BCD) weighted 7-4-2-1 code. V is a validity bit that =1 when the...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Task 3 BCD-to-7-Segment Conversion Derive the truth table for the BCD-to-seven-segment code decoder (a truth table...

    Task 3 BCD-to-7-Segment Conversion Derive the truth table for the BCD-to-seven-segment code decoder (a truth table with 4 inputs and 7 outputs, where 6 out of 16 input combinations are invalid). Decide on how to handle outputs for illegal input com- binations and describe your choice in your discussion Task 4 Use the WinLogiLab WinBoolean utility K-Map tool to obtain a minimal all-NAND realization for the BCD-to-seven-segment decoder Task 5 Use the WinLogiLab DigitalSim utility to simulate the logic functionality...

  • in logisim build a simple 4 bit BCD adder the input is two 16 bit binary...

    in logisim build a simple 4 bit BCD adder the input is two 16 bit binary for 4 digit BCD inputs outputs 13 hex displays - 8 for input and 5 for output all inputs are valid you can use a 1 bit BCD adder as a component

  • write a verilog code that takes binary 4-bit input and convert to bcd 4bit output (4...

    write a verilog code that takes binary 4-bit input and convert to bcd 4bit output (4 outputs each 4 bit)

  • DESIGN SECTION You are going to design which has 4 inputs wi L V. and 4...

    DESIGN SECTION You are going to design which has 4 inputs wi L V. and 4 outputs A, B.Cand D. The features of the circuit are; a combinational eircuit Inputs (w, x, y, z) Binary Code Outputs (A, B, C, DGray Code The circuit encodes Input Bit Sequence (Binary Code) to Gray Code. You are going to; a) Fill the truth table according to your design. b) Find the simplified AND-OR expressions for all 4 outputs (Sum of Product) by...

  • EXERCISE 3 Binary-coded decimal (BCD) is a binary encoding of decimal numbers where each decimal digit...

    EXERCISE 3 Binary-coded decimal (BCD) is a binary encoding of decimal numbers where each decimal digit is represented by its corresponding four-bit binary value, as shown in the following table Table 1 BDC Encoding 0 0 0 0 If one needs to sum two BDC digits, two 4-bit binary adders can be combined, as shown in Figure 1 4-bit adder 0 out 4-bit adder Figure 1 BDC Digit Adder Table 1 outlines the relationship between KounZs-o and CouS3-a Note that...

  • (a) Write a truth table. The input is 4-bit binary ABCD, A is MSB, D is...

    (a) Write a truth table. The input is 4-bit binary ABCD, A is MSB, D is LSB. The output is also represented by x. (b) Obtain an output expression in the form of a SOP. (c) Use Boolean Algebra to design a circuit consisting of only four inverters, four 3-input and gate, and one 4-input OR gate using the simplified and simplified expression obtained in (b). 4-6. The Excess-3 coding system is a four-bit digital coding system for encoding all...

  • 2. The decimal digits 0 to 9 are represented by four logic signals using the 7321 weighted BCD code. Only the code...

    2. The decimal digits 0 to 9 are represented by four logic signals using the 7321 weighted BCD code. Only the code 0011 is used to represent the digit 3. In addition the code 1100 is used to represent the character E. Codes that do not represent either a decimal digit (including 0100), or the character E never occur. The logic signals are inputs to a decoder circuit whose outputs provide drive signals for a seven segment display system shown...

  • 1. Consider the following 7-bit binary sequence "1010001" a. Assuming the sequence is 7-bit unsigned binary,...

    1. Consider the following 7-bit binary sequence "1010001" a. Assuming the sequence is 7-bit unsigned binary, convert it to decimal. [5 points] b. Assuming the sequence is 7-bit 2's complement format, convert it to decimal. (5 points c. What is the range of numbers (in decimal) that can be represented using 7-bit binary, signed 2's complement format? [5 points 2. Consider the following Boolean function: F(x, y, z) = (x + y)z'+xy! a. Implement the circuit for the function using...

  • 1. Consider the following 7-bit binary sequence "1010001" a. Assuming the sequence is 7-bit unsigned binary,...

    1. Consider the following 7-bit binary sequence "1010001" a. Assuming the sequence is 7-bit unsigned binary, convert it to decimal. 15 points] b. Assuming the sequence is 7-bit 2's complement format, convert it to decimal. (5 points c. What is the range of numbers (in decimal) that can be represented using 7-bit binary, signed 2's complement format? 15 points 2. Consider the following Boolean function: F(x, y, z) = (x + y). z'+xy' a. Implement the circuit for the function...

  • Building and testing basic combinational circuits using Verilog HDL Description: Build and test t...

    Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL. 1. 3-input majority function. 2. Conditional inverter (see the table below: x - control input, y - data input). Do NOT use XOR gates for the implementation.    x y Output 0   y 1   y' 3. Two-input multiplexer (see the table below: x,y - data inputs, z - control input).     z Output 0 x 1 y 4. 1-bit half...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT