Question

8. Recall that an overflow occurring during an unsigned addition can be detected by examining the leftmost bit of the operands and output. Let m and n be the leftmost operand bits and s be the leftmost output bit, then: overflow - (m AND n) OR (n OR n) AND (NOT s) a) Implement an overflow detector circuit by connecting the appropriate outputs of a decoder to the inputs of an OR gate. Any unconnected input of the OR gate will receive the value 0. overflow b) Implement an equivalent overflow detector using only four 2-input logic gates, plus as many inverters as you wish

Answer 1

OP OP- AlJD Cs Scanned with CamScanner

Here sign for NOT is just ' = "Inverted comma" that means we show NOT S = S'

Here for question part (a) all unconnected input of OR gate has value 0.

If you have any query then feel free to ask in comment.