Question

9. Product State Graph ou are asked to design a sequence detector to detect the input codes 10 and 01. The input of the circuit is and the output is Z, which only changes at a clock edge. Overlaps must also be detected. Z only changes at the clock edge . [2%] A. Restate the problem by circling the most appropriate term within the parentheses 1. The circuilt type is (combinational- asynchronous- FSM). 2. The subcategory of the circuit is (Mealy- Moore). 3 2-1 during (the whole - a portion of the) clock cycle (after complete code 10 or 01 before) the circuit receives the 4. Detecting overlaps means (part of -all of) the detected code could be the beginning of a new valid code B. Label the following tasks in order (1 to 8) that you would perform them in your solution. [296] State Table Kamaugh Maps Individual State Graphs □ Circuit Schematic Product State Graph Input Data Pattern Circuit Simulations Simplified Boolean Expressions C. State your assumptions by circling the most appropriate term within the parentheses. [196] The (leftmost- rightmost) bit of the code is received first. 1. 2. Overlapping (includes-doesn't include) a code sequence overlapping itself 3. The machine (starts -doesn't start) from the RESET state. 4. The output Z.is initially (0-1) D. Using the assumptions you made above, draw the state graph for the circuit. Complete the product state graph (PSG) inside the solid-line box. By darkening the dashed arrows, indicate which sate graph corresponds with which code. You may complete and use the state graphs on the sides for your procedure, but only the PSG will be marked. [596] 10 01 -00 Z: z- 01 010 001 #00 101 100 011 01 Z- 110 10 Z- , According to your product state graph, answer the following questions. [496] 1. Is the number of states in your graph PSG reasonable? 2. How many flip-flops your circuit would ned?How many flip-flops would have you used by designing a separate circuit for detecting each code and OR-ing the two outputs? ny unused states?..If so, how would you deal with them? 3. Do you have Could have you made a more efficient circuit with fewer flip-flops? If so, draw a simple sketch of it? 4.

Answer 1

Pnoduct slale gaaph Hehe Output t must be asseated when do4ec4s mpu Sequence o and (O. -» Indlvfdual Stale qnafhs asedram belou state Faph o 0 Stale ghaph s o モ ㅇ そーU patlean delecle Oufput stale output Sta le 'These State grapng also .teleels oeslap eing dole c Iloh *States are SefgLOgented with bespflop Oulput, φ 9. vatne both to get Prodc Stak a orly one sesel

dopend to asselt output Αογ one clock att dehecle Code Could 6e beginning new チJnFs m design, the taste ase performed ờ da as belv IIndividual State graphg 3 Slale tabl. drraugh maps poduct State aph

overlapping fnclude« a Code sequonte fo RE SEr (hitia) stale 3) ma chine Stark I o てニ。 eleclel RESE oufpu cta x리 こ01 ご 1 ra 101 11口 そ Slate Thege nree stal ave nus Stale

Wue Stales that are not jrapn (PS) wenecd onl paein 5 stalcs . For ep.cntalo 1se design sefria ute he output let he z-o n stales that (tnused and ne«t slaAe be owaet State a, 0,«ovo. uhon any unused siale happens c) No, 4 J« the more Riren4 aeset slateo both nput Code Seguo → Howeve, more than 4 slaleg and 4sfo