(a) The truth table below shows a certain function F(P,Q,R,S).
Implement the function F using an 8:1 multiplexer, without any
other logic gate. Only the constants 0 and 1, and the literals (but
not their complements) are available.
Fill in the inputs in the multiplexer diagram.
(b). Implement the function F using a 24 decoder and a 4:1 multiplexer, and at most one logic gate. Only the constants 0 and 1, and the literals (but not their complements) are available. The selector inputs for the multiplexer have been filled in for you and you are not allowed to change them. Complete the diagram above.
(a)Here we are going to follow one method:
1) First choose selection lines (other than MSB). Here they are QRS. Now look at truth table, when P=0 then we get QRS equal to 0 to 7 in binary format. And for P=1 also we get QRS equal to 0 to 7.
So we will make one table as following:
2) Here numbers from 0 to 15 represent the total input bits. Now we circle those bits which has output (F) equal to 1.
3) Then look at pairs(up-down), if (i) zero circles are there then write 0. (ii) only one circle is there then write P(bar) if it is on any number from 0 to 7, or write P if it is on any number from 8 to 15. (iii) Both numbers has circle then write 1 because output will be surly 1.
4) Now we get eight inputs for 8:1 multiplexer.
Now let's solve the question. Here we get P(bar) as one input so we can't use this. So let's interchange the sequence of input bits, make it QPRS and then adjust the output (F) accordingly.
(a) The truth table below shows a certain function F(P,Q,R,S). Implement the function F using an 8:1 multiplexer, withou...
Digital logic design Question 2 [4+6=10Marks] I. Implement following function using 16 x 1 multiplexer? F(A,B,C,D) = I l.ec.(D1, D2, D3, D4,10,11,13,15) II. Implement function F given above using 8 x 1 multiplexer?
[2.5 marks] Design a combinational circuit (using two 8-to-1 multiplexers) with three inputs, and one output to implement the following function. 10 12 13 14 Note: the answ er will be shown hand written on the same figures in the next page No need for EWE D3 VCC D2 D4 D1 DS DO D6 D3 VCC D2 D4 D1 D5 DO D6 GND C GND C 74151 74151 [2.5 marks] Design a combinational circuit (using two 8-to-1 multiplexers) with three...
(20 pts)VHDL. Implement the logic circuit specified in the following truth table by using a 4:1 mulitiplexer ome regular logic gates. 11 Draw a schematic of your implementation. 2) Suppose that you are given the following VHDL code of a 4:1 multiplexer. Please write a VHDL code to describe your implementation by using structure modeling technique, by using the following 4:1 multiplexer asia your answer component in your structure modeling. Note that you do not need to re-write the following...
Implement the function f (A,B,C,D) summation(m(0,2,5,8,12,13,14,15)) using: a. A 4-to-1 multiplexer, and external gates. Choose inputs A and B as the select lines. b. A 4-to-16 decoder and OR gate c. A PLA
Implement the logic function f given in the truth table below, using only NOT gates and one 4-to-1 multiplexer. wi W2 w3f 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1