The plus (+) indicates a more advanced problem and the asterisk (*) indicates that a solution is available on the Companion Website for the text.
+For a given gate, tPHL = 0.05 ns and tPLH = 0.10 ns. Suppose that an inertial delay model is to be developed from this information for typical gate-delay behavior.
(a) Assuming a positive output pulse (LHL), what would the propagation delay and rejection time be?
(b) Discuss the applicability of the parameters in (a) assuming a negative output pulse (HLH).
All HDL files for circuits referred to in the remaining problems are available in ASCII form for simulation and editing on the Companion Website for the text. A VHDL or Verilog compiler/simulator is necessary for the problems or portions of problems requesting simulation. Descriptions can still be written, however, for many problems without using compilation or simulation.
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.