Design the constant unit in the pipelined CISC CPU by using the information given in Table...

Design the constant unit in the pipelined CISC CPU by using the information given in Table and multiple-bit multiplexers, AND gates, OR gates, and inverters. Create an HDL model of your design and verify its correctness in simulation.

Table Added or Modified Control Word (Microinstruction) Fields for CISC