ZuoTi.Pro
Question

a) What are the 5 addressing modes for MIPS? Provide an example of each type. b) Explain how the memory address is computed from immediate value of a jump () instruction c) Explain mult instruction with an example. Where the results will be stored, and how this results can be copied to Values registers?

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

Answer)

a) the types of addressing modes for MIPS are as follows:

Register addressing mode:

Here the register is stored in the CPU and operand is stored in the register.. Helps in faster instruction fetch, and faster access of memory.

Base addressing mode:

This is a kind of displacement addressing mode where if A is the displacement then R is the pointer which holds the base address.

Auto decrements/increment mode:

This happens when the register is supposed to use the value, the increment or decrements is done.

PC relative addressing mode:

This is also a kind of displacement addressing mode where the PC's content are added to the addresses part of the instructions.

Displacement addressing mode:

This helps in fetching the effective operand address, where one holds the base value and the other the displacement.

As per HOMEWORKLIB POLICY, a minimum of 1 question can be answered. We did 1.

Hit like if you find the answer useful. Thanks
Hope this answer helps. :)

0 1
Add a comment
Know the answer?
Add Answer to:
a) What are the 5 addressing modes for MIPS? Provide an example of each type. b)...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • HELP ME WITH TRUE / FALSE and Multiple choices. Fixed-width instructions make it difficult to decode...

    HELP ME WITH TRUE / FALSE and Multiple choices. Fixed-width instructions make it difficult to decode because the number of bytes each instruction is using can change. True False A register is incremented by either a byte or a word to advance to the next element in an array with Indexed Addressing. True False The "la" instruction is an example of a pseudo-instruction. True False PC-relative addressing uses the program counter as the base address. True False PC-relative addressing uses...

  • ISA & Addressing Mode The instruction opcodes and formats for a computer system are as follows Format AD AD OP AD SA OP SA SA LDdir LDindir LDrel LDindex ACC ← 씨씨ADn ACC ← OP ACC ← MPC-AD]...

    ISA & Addressing Mode The instruction opcodes and formats for a computer system are as follows Format AD AD OP AD SA OP SA SA LDdir LDindir LDrel LDindex ACC ← 씨씨ADn ACC ← OP ACC ← MPC-AD] ACC ← MRtSA].OP] ACC -RISA] 001 010 011 101 110 ·ISA Suppose the Instruction format ts as follows: AD: Address write the Operation for LDimm and LDreg (for immediate and register direct addressing) OP: Constant Operand SA : Register A ACC is...

  • 4. Addressing modes (10 pts) There are many ways to get the address for the operands...

    4. Addressing modes (10 pts) There are many ways to get the address for the operands in an instruction. Explain the difference between these pairs of instructions by showing the contents of R5 after the commands: (assume: R4-0x2400, R6-23FE, R7-2) mov.w R4,R5 value 23FC 23FE Label Memory mov.w GR4,R5 address 0x23FC 0x23FD 0x23FE 0x23FF 0x2400 0x2401 0x2402 0x2403 0x2404 0x2405 data Start 4 A mov.w X, R5 7 D A 6 mov.w 2 (R6),R5 mov.w Start (R7),R!5

  • Usc only the following MIPS instructions for assignment questions 3, 4 and 5: add, sub, addi,...

    Usc only the following MIPS instructions for assignment questions 3, 4 and 5: add, sub, addi, j, beq, bne, lw, sw. You may not need as many lines as we provide space for 4. (4 pts) Write a MIPS program starting at address 20 that writes a value of 488 to register $7. Next, you will test if register $10 is equal to register $7. If the values are equal, continue execution at address 48; otherwise set the value in...

  • Please answer question 1-4 4. Vocabulary: Match definition to its word. There will be some words...

    Please answer question 1-4 4. Vocabulary: Match definition to its word. There will be some words left over. (DUP some words left over. (50 points, 5 points each) part of the processor that performs actions such as mathematics, testing, and moving data the processor uses this computed memory location to access data used to combine multiple partial programs into a single executable how instructions are stored as machine code A. Indirect B. event handler c. pointer D. assembler E. control...

  • The AVR provides a rich instruction set to support high-level languages. The AVR address- ing modes...

    The AVR provides a rich instruction set to support high-level languages. The AVR address- ing modes also simplify the access of complex data structures. The AVR has a version of the ADD instruction that includes the C flag as one of the source operands, which enables multiple- precision addition operation. The AVR also has a version of the SUB instruction that includes the C flag as one of source operands and hence is used to perform multiprecision subtraction operation. The...

  • Consider the following MIPS assembly language instructions: addi $1, $2, 100 swr $1, 0($2): addi $rt,...

    Consider the following MIPS assembly language instructions: addi $1, $2, 100 swr $1, 0($2): addi $rt, $rs, immediate # add immediate swr $rt, immedi ate ($rs) # store word write register These instructions are I-format instructions similar to the load word and store word instructions. The addi and swr instructions store a computed value to the destina- tion register $rt. The instructions do not require any physical hardware changes to the datapath. The effect of each instruction is given below....

  • You may not need as many lines 5: add, sub, addi, j, beq, bne, lw, sw. as we provide space for (4 pts) Write a MI...

    You may not need as many lines 5: add, sub, addi, j, beq, bne, lw, sw. as we provide space for (4 pts) Write a MIPS program starting at address 20 that writes a value of 488 to register $7. Next, you will test if register $10 is equal to register $7. If the values are equal, continue execution at address 48; otherwise set the value in register $7 to $10 $21 (contents of register $10 subtract contents of register...

  • 4. (3 pts. each) Write the hexadecimal representation of each MIPS assembly instruction: (4.1) sub $s3,...

    4. (3 pts. each) Write the hexadecimal representation of each MIPS assembly instruction: (4.1) sub $s3, $t1, $s2 (4.2) bne $t3, $t4, 18 (4.3) sll $s0, $t5, 2 5. (20 pts.) Consider the following C (or java) code: else f=f+2; By storing the value of j in Ss0, write a sequence of MIPS assembly instructions that will execute these lines of code for the following two cases: (5.1) assuming that the values of f, g and h are stored in...

  • Goals: To learn general-purpose register architectures. To learn encoding an instruction set. Questions: 100 points: (1)...

    Goals: To learn general-purpose register architectures. To learn encoding an instruction set. Questions: 100 points: (1) 30 points, (2) 70 points 1. (30 points) The design of MIPS provides for 32 general-purpose registers and 32 floating-point registers. If registers are good, are more registers better? List and discuss as many trade-offs as you can that should be considered by instruction set architecture designers examining whether to, and how much to increase the numbers of MIPS registers. 2. [70 points] Consider...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT