Question

) Answer the following questions: (10 points) Is it possible for one computer with a low MIPS rating to have a better performance in practice than a computer with a high MIPS rating? Explain a. What is the MIPS rating of this computer? Given that a program is run on a computer clock cycle time instructions with 1 cycle b. with the following parameters: 10 ns 70% 20% 1096 instructions with 2 cycles instructions with 3 cycles
0 0
Add a comment Improve this question Transcribed image text
Answer #1

a.

MIPS or Million Instructions Per Second is an obsolete method to measure a computer's speed and power. It roughly measures no. of instructions that a computer can execute per second. However, different instructions require more or less time than others, and MIPS is limited to only to CPU speed whereas real applications take into account other factors too like I/O speed, processor architecture etc.

For example, a computer rated at 100 MIPS may be able to computer certain functions faster than another computer rated at 120 MIPS.

A machine with a high MIPS rating, therefore, might not run a particular application any faster than a machine with a low MIPS rating.

b.

clock cycle time = 10ns = 100 MHz

from the given instructions, CPI(clocks per instruction) = ((1*70)+(2*20)+(3*10))/100 = (70+40+30)/100 = 1.4

MIPS rating = Clock Rate/(CPI*106) = (100*106)/1.4*106 = 71.43

Add a comment
Know the answer?
Add Answer to:
) Answer the following questions: (10 points) Is it possible for one computer with a low...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Problem 4 (15pts): hines iom address oing MIPS memory with data shown in hex, which are located i...

    Problem 4 (15pts): hines iom address oing MIPS memory with data shown in hex, which are located in little-endian byte on rough 15. Show the result of the MIPS instruction "w Ss0, 4(Sa0)" for an byte orders, where $a0 4 Address Contents Address Contents 0a 1 b 2c 3d 8a 9b 10 b4 c5 6d 7e 8f 5f 13 14 15 70 (b) (10pts)Ass specified units. ume we have the following time, performance and architecture parameters in the Ec execution...

  • computer architecture and organization Figure Q20 shows a space time diagram to execute n instructions by...

    computer architecture and organization Figure Q20 shows a space time diagram to execute n instructions by CAOTM processor The instruction cycle comprises 4 steps; fetch (F), decode (D), execute (E), and write back (W). Assume 1 clock cycle= 10 ns. 10 20 30 40 50 60 70 80 90 100 110 120 130 Time, ns Cycle Instruction- 1 2 3 4 6 7 8 9 10 11 13 1 F D E E W 2 F E E W D...

  • Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which ar...

    Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which are located in memory from address 0 through 15. Show the result of the MIPS instruction "lw Ss0,4(Sa0)" for machines in little-endian byte orders, where Sa0 4. Address Contents Address Contents 9b lb 2 4 6 10 b4 c5 12 13 14 15 3d 5f 70 7 8f (b) (10pts)Assume we have the following time, performance and architecture parameters in the specified units Ec-...

  • Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which...

    Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which are located in memory from address 0 through 15, Show the result of the MIPS instruction "Iw Ss0, 4(Sa0)" for machines in little-endian byte orders, where Sa0 8 Address Contents Address Contents 4¢ 8 c5 6d 1 9 2 7e 8f 66 10 70 11 8a Oa 12 13 14 15 1b a3 b4 2c 6 3d 7 (b) (10pts)Assume we have the following...

  • Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which...

    Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which are located in memory from address 0 through 15. Show the result of the MIPS instruction "lw Ss0,4(Sa0)" for machines in little-endian byte orders, where Sa0 4. Address Contents Address Contents 9b lb 2 4 6 10 b4 c5 12 13 14 15 3d 5f 70 7 8f (b) (10pts)Assume we have the following time, performance and architecture parameters in the specified units Ec-...

  • Which the following is the best performance measure of a program running on two different computers:...

    Which the following is the best performance measure of a program running on two different computers: computer clock rate of computer, program execution time, total number of clock cycles for the program running on the computer, total number of high-level instructions, or total number of low-level instructions? Explain why by pointing out the limits of each performance metrics. b. What is CPI and average CPI? What is the average CPI of a machine with two types of instructions: A: CPI...

  • Design and implement a C Language program that measures the performance of given processors. There are...

    Design and implement a C Language program that measures the performance of given processors. There are several metrics that measure the performance of a processor. We will be using the following 3 measures: 1.CPI (clock cycles per instruction) = #clock cycles /#instructions 2.CPU execution time = #instructions x CPI x clock cycle time . cylce time = 1/CPU clock rate in hertz units 3.MIPS (mega instructions per second)= #instrucrions/ CPU X 1000000 Typically, processors’ performance is measured using a wide...

  • I need help with the following Computer Architecture question: Consider two different implementations, M1 and M2,...

    I need help with the following Computer Architecture question: Consider two different implementations, M1 and M2, of the same instruction set. There are three classes of instructions (A, B, and C) in the instruction set. M1 has a clock rate of 90 MHz and M2 has a clock rate of 80 MHz. The average number of cycles for each instruction class and their frequencies (for a typical program) are as follows: Instruction Class Machine M1 – Cycles/Instruction Class Machine M2...

  • 1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency...

    1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency Number of clock cycles ALU ops Loads Stores Branches 40 % 20 % 18% 22 % 4 4 The ALU ops (arithmetic logic unit ops) typically use operands in CPU registers and hence they take fewer clock cycles to execute. However, if you want to add a memory operand to a CPU register, then you would have to explicitly load it into a CPU...

  • Goals: To learn general-purpose register architectures. To learn encoding an instruction set. Questions: 100 points: (1)...

    Goals: To learn general-purpose register architectures. To learn encoding an instruction set. Questions: 100 points: (1) 30 points, (2) 70 points 1. (30 points) The design of MIPS provides for 32 general-purpose registers and 32 floating-point registers. If registers are good, are more registers better? List and discuss as many trade-offs as you can that should be considered by instruction set architecture designers examining whether to, and how much to increase the numbers of MIPS registers. 2. [70 points] Consider...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT