ZuoTi.Pro
Question

MULTIPLE CHOICE!! If register t0 contains 0 and t1 contains 4, what would the following instruction...

MULTIPLE CHOICE!! If register t0 contains 0 and t1 contains 4, what would the following instruction do? (MIPS)

sw $t0, 0($t1)

A. Load 4 into register t0

B. Load 0 into register t1

C. Copy the content at memory address, 4, into register t0.

D. Copy the contents at memory address, 0, into register t1.

E. Copy the contents of register t0 into the memory address, 4.

F. Copy the contents of register t1 into the memory address, 0.

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

Sw instruction basically stores the contents of source register to the memory address specified, and if it is indirect addressing then it stores at the address contained in the register.

so in our question sw $t0,0($t1) so it will copy the contents of register t0 into memory address 4 which is specified by t1 register.

so our answer will be E. copy the contents of register t0 into memory address,4

0 0
Add a comment
Know the answer?
Add Answer to:
MULTIPLE CHOICE!! If register t0 contains 0 and t1 contains 4, what would the following instruction...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • 30. What does the instruction "BEQ $5, SO, -6" do? It loads register 5 with the...

    30. What does the instruction "BEQ $5, SO, -6" do? It loads register 5 with the value -6. h It subtracts 6 from register 0 and puts the result in register 5. It branches to address 0XFFFFFFFA с. d. It puts the contents of register 0 into the PC if register 5 contains-6 It subtracts 24 from the PC+4 if register 5 contains 0. 31. The MIPS register file has three 5-bit wide ports. Identify them. a. Upper, lower, bottom,...

  • Using the register and data memory contents listed in the table below, after executing the instruction:...

    Using the register and data memory contents listed in the table below, after executing the instruction: mov.b WREG, 0x1001 What are the contents of 0x1000? Using the register and data memory contents listed in the table in Q7, after executing the instruction: mov #0x1001, W0 What are the contents of 0x1000? 7. Using the register and data memory contents listed in the table below, after executing the instruction: mov.b WREG, Ox1001 What are the contents of Ox1000? ANSWER: Data Memory...

  • Consider the following MIPS machine code.          bne $0, $0, 2          addi $t0, $0, 5          addi $t1,...

    Consider the following MIPS machine code.          bne $0, $0, 2          addi $t0, $0, 5          addi $t1, $0, 10 What will be in $t0 and $t1 after the above program is executed? a.       $t0 = 5, $t1 is unknown because 3rd statement will not be executed b.      $t1 = 10, $t0 is unknown because 2nd statement will not be executed c.       $t0 = 5, $t1 = 10 d.      $t0 = 0, $t1 = 0

  • Consider the following MIPS code: add $t3,$t2,$t1 lw $t4,0($t3) sw $t7,0($t3) add $t6,$t2,$t8 addi $t3,$t5,4 (a)...

    Consider the following MIPS code: add $t3,$t2,$t1 lw $t4,0($t3) sw $t7,0($t3) add $t6,$t2,$t8 addi $t3,$t5,4 (a) Draw a general pipeline diagram from CC1 to CC5 (b) Can you identify the type of hazard in pipeline for executing the code? (c) What is the solution to the hazard? If NOP (noop or bubbles) have to be inserted to avoid hazard, where will you put them? (d) Put the code into the MIPS simulator and observe your findings. You may want to...

  • Questions 6-10: Prior to execution of the instruction MOV CX,[1234H) - following are the information given...

    Questions 6-10: Prior to execution of the instruction MOV CX,[1234H) - following are the information given on the state of the processor CS = 0100H; DS=0200H; IP = 0000H; CX = 8B3AH Machine code for the above instruction=8B0E3412H; Answer the following questions 6-10 given below related to this instruction - 6. What is the content of the destination-operand prior to the instructions execution? a. 1234H b. 43211 c. 8B3AH d. 3A8BH e. Unknown 7. What is the content of the...

  • Please answer the true and false and the multiple choice. Thank you 10. True/False and multiple...

    Please answer the true and false and the multiple choice. Thank you 10. True/False and multiple choice questions. Part a) (each 1 point) True False No.Question 1 A gate or set of gates is universal if it can be used to construct any Boolean function. Is the set of gates (AND, NOT) universal? 2The Boolean function F(A,B,C) A+BC is in SOP form. 3 Having a L2 cache helps by reducing the miss rate in L1 cache. 5 6 4 Page...

  • Translate the following code into MIPS code.         j=0; k=0; for (i = 1 ; i...

    Translate the following code into MIPS code.         j=0; k=0; for (i = 1 ; i < 50 ; i = i + 2) { K=k+1;            j = (i + j);             B[k] = j; } Assume the compiler associates the variables i, j, and k to the registers $t0, $t1, and $t2 respectively. Also, assume B is an array of integers and its address is stored at register $s1. PLEASE DO NOT COPY DOWN ANOTHER SOLUTION

  • Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which ar...

    Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which are located in memory from address 0 through 15. Show the result of the MIPS instruction "lw Ss0,4(Sa0)" for machines in little-endian byte orders, where Sa0 4. Address Contents Address Contents 9b lb 2 4 6 10 b4 c5 12 13 14 15 3d 5f 70 7 8f (b) (10pts)Assume we have the following time, performance and architecture parameters in the specified units Ec-...

  • Instruction set architecture R: register X, Y, Op1, Op2: Operand Quantity: constant value EA: Effective memory...

    Instruction set architecture R: register X, Y, Op1, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X Y XCH Opl, Op2 ADD X, Y SUB X, Y SAL Op. Quantity SAR Op. Quantity SHR Op Quantity AND X, Y OR X. Y XOR X, Y NOT X LOAD RA LOAD R. (A) STORERA STORE R. (A) Description Move data from Y to X Exchange Opl with Op2 X=X+Y X=Y-X Shift Arithmetic Left on Op for...

  • Question 3 (10 points) Convert the following MIPS assembly code into machine language. Write the instruction...

    Question 3 (10 points) Convert the following MIPS assembly code into machine language. Write the instruction in hexadecimal. The opcode for sw 43 (101011). sw St1, -4(St3) Question 4 (10 points) Consider the following MIPS assembly code: addi $s3, $0, 5 addi $s1, S0, 3 addi Ss1, $s1, 2 beq Ss3, Ssl, target addi Ss1, Ss1, 1 target: add Ss3, Ss1, Ssl a. After running the code, what is the value of Ss3? b. If the memory address of the...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT