Question

Q.. Chocoe the right anwerts .20 points Which one in the right order of datapath thst an imstcto shld w along b) MEM-ID-EX-IF WB 2 Hazard is a situation that prevents the next instruction to start in nest cycle. If the hazard occurs dae to a required resource which is busy, which hazard tha a) Data Hazard b) Structure Hazard c) Control Hazard d) All of the above 1.3 Iems accessed roceistly are likely to be accossed again soon instructions in a loop. Which principle is this a) Spatial Locality b) Temporal Locality c) Spatiotemporal Locality d) None 1.4 For a given cache memory situation, a search fails 45% ofthe time, what is th ratio? a) 0.45 b) 55% c) 0.55 d) 45% 1.5 Assume there are 32 memory blocks and 8 bytes in each block. To what number will the address 2400 map to? Show how. a) 12 b) 16 c) 10 d) 24 A CPU(P) with 2 ns clock got hit time 2 cycle, miss penalty 10 cache miss rate-1 0%, what would be the Average memory access P? Show how 1.6 a) 2 ns b) 4 ns c) I ns d) 3 ns

0 0
Add a comment Improve this question Transcribed image text
Know the answer?
Add Answer to:
Q.. Chocoe the right anwerts .20 points Which one in the right order of datapath thst...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • (15pts) Answer each of the following with a TRUE (T) or (1) Data in SRAM will...

    (15pts) Answer each of the following with a TRUE (T) or (1) Data in SRAM will be lost without refreshing frequently or FALSE (F) 9. (2) A cache is a small fast memory that stores a subset of the informatio (3) In set associative cache, ory block can be placed in only (4) The unit of data transfer between cache and main memory is a w (5) When CPU requests a word and cannot find it in cache, it a...

  • 1 Overview The goal of this assignment is to help you understand caches better. You are...

    1 Overview The goal of this assignment is to help you understand caches better. You are required to write a cache simulator using the C programming language. The programs have to run on iLab machines. We are providing real program memory traces as input to your cache simulator. The format and structure of the memory traces are described below. We will not give you improperly formatted files. You can assume all your input files will be in proper format as...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT