Question

show all the steps

(35p) 5. For this single transistor amplifier, the transistor parameters are VI - 1V. Kn-Ima/v., and 1=0. VDD=5V, Rs - 1k, Rd = 4K, RI - 300K, R2 = 100K and RL=10K. Copyright The Companies, Inc Permission required for reproduction or display DD S ZBY V39 a) Construct DC equivalent circuit. Don't include any circuit elements if they are not necessary for DC analysis. b) Find the Ice and gm c) Where is the quiescent DC bias point, Saturation region or Non Saturation region? Why?

Answer 1

@ DC equivalent circüit! capace too open Bircut 9 VDD=50 PUDD Book &R & Roz4K = . IG=0 Voerth YID wohl Mi look & R2 -VDs & RS=1K - VDO Rul ous- + Io Rs 45 • Vas-Ers HID b_UDD=-SV figure: 1 figure! 2 at input apply Thevenin's equivalent circut then figure will be converted mosta figure :

Note! Vth = 5x100 + 300(-5) 107300 Vth = -205 volt = NG| VVM by superposition: Na MR2 + V2 R9 Rth z R II R2 =(360 11 100) | Rth = 75kn RIHR2 - SAS ma ② Lete Mi is in saturation Region, ID = kn (VGs-VTN)2 T = 1 (VGS-1)2 - 0 Apply kir at Gate to source loop in figure NG-VGs - Ip Rs 75=0 -205 - IpX1 +5 = vas * Vas = (0.5-Ion) fut Was an equation 6 ID mA = (215-Io ma-1)2 MA

TA' en = (105-1732 0 = 2:25+56-4 IR op my +212550 ID = 33228 MA, 0.6771 MA MA MA & Assume Is = 3,3220 mA; VGS = 2:5-10 = 2.5-3.3228=-0.826 <VIN ". Vascutn cut-off Region o But, we have assumed M, en Saturation region - smce this value of to does fullfill our condition so ignore it. * Assume Io = 0.6771 MA Vasa 205-016771 = 108229 voet > Vita since vas > VN = M, may be 'n saturation: * confirmation - Calculate Vos! Apply KULIM Drain to source loop in figure UDD - ID (Rp+Rs) — VDs +5=0 5-0.6771(4+1)+5=Ups Vos = 606145 volt

VGS- VITN = 118229-1 = 0.8229 volt Vos > Nas -VINE vi mi is on Saturation. so calculated value of Is is according to ouro initial assumptions if ID = 0,6771m61 – Ida] me | 4K1 = 2x{1x173) *0.6771x103) I gm = 1.1637 mo © As explanation given in past® Mi is in saturation Region: - ® Finding Ro! Represent. Mi 96 small signal model ana, apply a test volt tage at output while all Andependent sources are removed by 8ts Anternal Impedances Clie. Voltage source = short circuit)

'Rth ugs=0 w gm ogs) {RD - 5 h open iraut Iro - Veneto . Vtest Hee Atest Ro= Wrest = Rp Ites Ro = 4kal @ Ac analysis for max Voltage gain! - mugs . - loop ! ② Apply kiz in loop! up_vgs-gmUgs Rs =0 Apply Kul at output Node! Vo = -fm Vgs (ROITRL) - Vgg = Rio

put ugs from equation © into equation ® 1692-9m (Rollee) were a lt anks yo o = - gm (Rolla) 14 gm Rs They = + rm (RollRe) 1+mRs put all values: Avel = = 1.1637( 4 1110) 17.1.1637x1. haal51 35368] ми