From the question:
Access time of a cache is 80ns.
Access time of a main memory is 1200ns.
Instructions directed to read is 85% = 0.85
Instructions directed to write is 15% = 0.15
Hit ratio = 92% = 0.92
Miss ratio = 8% = 0.08
a.
What is the average access time of the system considering only memory read requests.
average access time to read = hit ratio x cache access time + (1 - hit ratio) x main memory access time
average access time to read = 0.92 x 80 + (1 - 0.92) x 1200 =169.6 ns
b.
Average access time of the system for both read and write requests
Read average would take those 85% of overall requests.
average read access time is 169.6 ns
Read average would take those 85% of overall requests = 0.85 x
190 = 161.5 ns
Write average would take those 15% of overall requests and the main
memory access time of 1000ns.
= 0.15 x 1000ns.
=150ns
Average access time of the system for both read and write requests = 161.5ns + 150 ns = 311.5 ns
c)
What is the hit ratio taking into consideration the write cycles
Consider the write cycles means that we should discard write requests from the given overall hit ratio.
So we have hit ratio read = read_requests_percentage x hit_ratio =
0.85 x 0.92 = 0.782
According to HOMEWORKLIB RULES i have to solve 1 qusetion only please do next post for answewr 4
Question 3 The access time of a cache is 80 ns and the access time of...
6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main memory, and a hard drive. Access times of cache memory, main memory, and hard drive are 5 ns, 200 ns, and 1000 ns, respectively. Assume that cache memory is divided into instruction cache and data cache. Assume that data cache has a 90% hit rate. Assume that main memory has a 98% hit rate and hard drive is perfect (it has a 100% hit...
(a) A computer system with a cache memory has an average memory access time of TM= 50 ns with a hit ratio of h= 80%. The primary memory access time is TP=120 ns. What is the cache memory access time, TC?
A 2-way set associative cache consists of four sets 0, 1, 2, 3. The main memory is word addressable (i.e. treat the memory as an array of words indexed by the address). It contains 2048 blocks 0 through 2047, and each block has eight words. (a) How many bits are needed to address the main memory? (b) Show how a main memory address will be translated into a tag, a set number, and an offset within a block. Illustrate this...
1. A system has the average cache access time in 50 nanoseconds and the average main memory access time in 500 nanoseconds. Assuming the total number of requests is 2500 and 1000 of those requests are found in the cache. a. (1 point) What's the hit ratio? b. (1 point) What's the average memory access time?
This question investigates cache use in different types of cache. Consider a system of 8Kbytes of byte-addressable main memory partitioned into blocks of 32bytes each. The system has cache of size 512bytes. The main memory blocks are being accessed in the order shown in the tables (the numbers are in decimal). Assuming the cache is empty at the start. Scenario 1: The system uses directly mapped cache. How is the memory address to be interpreted? Address field Value Reason Word...
29 pls clesr ans the average access time for the processor to access an item? 29ns Question 29 7 pts Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64K bytes of data, and blocks of 32 bytes. If the computer uses direct mapping, the format of the memory address is as follows: bits for the tag field, bits for the cache block number, and bits for the block offset. Question 30 7 pts...
A computer system has a 64KB main memory and 1 KB space for the cache memory, and transfer between cache and main memory is 16 * 8 Blocks,uses 2 space blocks in each set, and uses LRU when deciding to change blocks, uses Read Through for read, Write allocate for write and simple write back for write back.a) in access to main memory address which sub-spaces are divided and how much bits of the spaces?b) in this system main memory,...
A computer system has a 64KB main memory and 1 KB space for the cache memory, and transfer between cache and main memory is 16 * 8 Blocks,uses 2 space blocks in each set, and uses LRU when deciding to change blocks, uses Read Through for read, Write allocate for write and simple write back for write back.a) in access to main memory address which sub-spaces are divided and how much bits of the spaces?b) in this system main memory,...
A computer system has a 64KB main memory and 1 KB space for the cache memory, and transfer between cache and main memory is 16 * 8 Blocks,uses 2 space blocks in each set, and uses LRU when deciding to change blocks, uses Read Through for read, Write allocate for write and simple write back for write back.a) in access to main memory address which sub-spaces are divided and how much bits of the spaces?b) in this system main memory,...
question 2 and 3 2. Determine how many sets of cache blocks will be there for the following Cache memory size (in bytes) Direct Mapped Blocks Size (in bits) 32 64 218 2-way Set Associative Block Size (in bits) 32 64 A 2A6 [0.5 * 16 = 8] 4-way Set Associative Block Size (in bits) 32 64 SK 64K 256K 3. The physical memory address generated by a CPU is converted into cache memory addressing scheme using the following mapping...