Question

Computer Organization ( Architecture) Homework

A computer system has a 64KB main memory and 1 KB space for the cache memory, and transfer between cache and main memory is 16 * 8 Blocks,

uses 2 space blocks in each set, and uses LRU when deciding to change blocks, uses Read Through for read, Write allocate for write and simple write back for write back.



a) in access to main memory address which sub-spaces are divided and how much bits of the spaces?

b) in this system main memory, each element has 8bit has 2 arrays, the start of these address is arr1 = $0000, arr2 = $0200, and a mips program will read and compare these two arrays and writes the big one

into array starts with address arr3 = $0410, initially assume that the cache memory is empty in which set and which blocks will the arrays will be placed, while the program is run which moment the the transfer between 

cache and main memory will be occur.?

c)when this program ends, calculate the hit ratio, when you know the cache access time is 10ns and between main memory and cache memory blocks transfer time is 100ns according to above data, calculate the average memory access time?

d)to reduce the average memory access time in which main memory address we should place the arrays?

e)in which main memory addresses we should place the arrays to make the worst average memory access time ? 


3 0
Add a comment Improve this question Transcribed image text
Request Professional Answer

Request Answer!

We need at least 3 more requests to produce the answer.

7 / 10 have requested this problem solution

The more requests, the faster the answer.

Request! (Login Required)


All students who have requested the answer will be notified once they are available.
Know the answer?
Add Answer to:
Computer Organization ( Architecture) Homework
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Similar Homework Help Questions
  • Computer Organization ( Architecture) Homework

    A computer system has a 64KB main memory and 1 KB space for the cache memory, and transfer between cache and main memory is 16 * 8 Blocks,uses 2 space blocks in each set, and uses LRU when deciding to change blocks, uses Read Through for read, Write allocate for write and simple write back for write back.a) in access to main memory address which sub-spaces are divided and how much bits of the spaces?b) in this system main memory,...

  • Computer Organization Homework

    A computer system has a 64KB main memory and 1 KB space for the cache memory, and transfer between cache and main memory is 16 * 8 Blocks,uses 2 space blocks in each set, and uses LRU when deciding to change blocks, uses Read Through for read, Write allocate for write and simple write back for write back.a) in access to main memory address which sub-spaces are divided and how much bits of the spaces?b) in this system main memory,...

  • Question 3 The access time of a cache is 80 ns and the access time of...

    Question 3 The access time of a cache is 80 ns and the access time of main memory is 1200 ns. We have 85% of instructions are directed to read while 15% is for writes. Hit ratio is 92%. A write through procedure is used. A. Give the average access time considering only the read requests B. Give average access time for both read and write requests. C. Give the overall hit ratio given the write cycle as well. Question...

  • Your goal is to create an ‘Array’ class that is able to hold multiple integer values....

    Your goal is to create an ‘Array’ class that is able to hold multiple integer values. The ‘Array’ class will be given functionality through the use of various overloaded operators You will be given the main() function for your program and must add code in order to achieve the desired result. Do not change any code in main(). If something is not working, you must change your own code, not the code in main(). Assignment 5: overloading member functions. Overview:...

  • PLEASE HELP ME WITH THIS TASK 3.1 (FLOWCHART) AND TASK 3.2 (SOURCE PROGRAM). THANK YOU! Given...

    PLEASE HELP ME WITH THIS TASK 3.1 (FLOWCHART) AND TASK 3.2 (SOURCE PROGRAM). THANK YOU! Given below is a partially completed C program, which you will use as a start to complete the given tasks. #define SIZE 9 #include <stdio.h> int compareAndCount (int[], int[]); double averageDifference (int[], int[]); void main() { } int compareAndCount(int arr1[SIZE], int arr2[SIZE]) { int count = 0; for (int i = 0; i < SIZE; i++) { if (arri[i] > arr2[i]) count++; } return count;...

  • Consider a hypothetical machine with 1K words of cache memory. They are iin direct-mapped organiz...

    Consider a hypothetical machine with 1K words of cache memory. They are iin direct-mapped organization, with cache block size of 128 words, using LRU replacement algorithm. Suppose the cache hit time is 8ns, the time to transfer the first word from main memory to cache is 50ns, while subsequent words require 10ns/word. Consider the following read pattern (in blocks of 128 words, and block id starts from 0): 1 2 3 5 6 2 3 4 9 10 11 6...

  • A computer system has the following memory timing clock cycle (CC) specification: Cache access ti...

    A computer system has the following memory timing clock cycle (CC) specification: Cache access time 1 CC, Main memory access time 100 CC, and Virtual memory access time 100,000 CC. Find the ratio of Average Memory Access Times (AMAT) of the following two programs and determine which program executes faster: B5. cache miss rate : 25% Main memory miss rate Program B: Cache miss rate 20% Main memory miss rates 10% 5% A computer system has the following memory timing...

  • PLEASE HELP ME WITH THIS TASK 3.1 (FLOWCHART) AND TASK 3.2 (SOURCE PROGRAM). THANK YOU! Hint:...

    PLEASE HELP ME WITH THIS TASK 3.1 (FLOWCHART) AND TASK 3.2 (SOURCE PROGRAM). THANK YOU! Hint: the number array in task 2 is work for task 3 in figure 1.   Given below is a partially completed C program, which you will use as a start to complete the given tasks. #define SIZE 9 #include <stdio.h> int compareAndCount (int[], int[]); double averageDifference (int[], int[]); void main() { } int compareAndCount(int arr1[SIZE], int arr2[SIZE]) { int count = 0; for (int i...

  • Consider a hypothetical machine with 1K words of cache memory. They are iin direct-mapped organiz...

    Consider a hypothetical machine with 1K words of cache memory. They are iin direct-mapped organization, with cache block size of 128 words, using LRU replacement algorithm. Suppose the cache hit time is 8ns, the time to transfer the first word from main memory to cache is 50ns, while subsequent words require 10ns/word. Consider the following read pattern (in blocks of 128 words, and block id starts from 0): 1 2 3 5 6 2 3 4 9 10 11 6...

  • A direct-mapped cache consists of 8 blocks. Byte-addressable main memory contains 4K blocks of 8 bytes...

    A direct-mapped cache consists of 8 blocks. Byte-addressable main memory contains 4K blocks of 8 bytes each. Access time for the cache is 22ns, and the time required to fill a cache slot from main memory is 300ns. (This time allows us to determine the block is missing and bring it into cache.) Assume a request is always started in parallel to both cache and to main memory(so if it is not found in cache, we do not have to...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT