6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main...

Question

Question

6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main...

6. Memory Access Time [15 points]

Consider a MIPS processor that includes a cache, a main memory, and a hard drive.

Access times of cache memory, main memory, and hard drive are 5 ns, 200 ns, and

1000 ns, respectively. Assume that cache memory is divided into instruction cache and

data cache. Assume that data cache has a 90% hit rate. Assume that main memory

has a 98% hit rate and hard drive is perfect (it has a 100% hit rate).

Use the following formula for average access time calculations:

AMST = tcache + MRcache(tMM + MRMM tV M )

(a) What is the average memory access time.

(b) How many clock cycle per instruction (CPI) on average are needed for load and

store word instructions.

engineering Computer-Science

Add a comment Improve this question Transcribed image text

Answer 1

Answer #1

Add a comment

Answer 2

Similar Homework Help Questions

4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instruct...

4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instructions require memory data access Assume cache access time of I cycle Assume hit rate 0.90 for instructiens, 0.80 for data Assume miss penalty (time to read memory inte cache and from cache to Processor with cache processor) is 10 cycles >Compare execution times of 100-thousand instructions: 4B,...
Exercise 8.16 You are building a computer with a hierarchical memory systenm that consists of separate...

Exercise 8.16 You are building a computer with a hierarchical memory systenm that consists of separate instruction and data caches followed by main memory. You are using the ARM multicycle processor from Figure 7.30 running at 1 GHz (a) Suppose the instruction cache is perfect (i.e., always hits) but the data cache has a 5% miss rate. On a cache miss, the processor stalls for 60 ns to access main memory, then resumes normal operation. Taking cache misses into account,...
1. Cache memory (8pts) Consider adding cache to a processor-memory system design. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it take...

1. Cache memory (8pts) Consider adding cache to a processor-memory system design. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes only 4 clock cycles if the data happens to be in the cache and a total 20 clock cycles including the cache misses. a. What is the performance ratio of the cache system to the non-cache system given a hit rate of 80%? b. For what hit rate...

1. Cache memory (8pts) Consider adding cache to a processor-memory system desigrn. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes o...

1. Cache memory (8pts) Consider adding cache to a processor-memory system desigrn. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes only 4 clock cycles if the data happens to be in the cache and a total 20 clock cycles including the cache misses a. What is the performance ratio of the cache system to the non-cache system given a hit rate of 80%? b. For what hit rate...
Question 27 Suppose the cache access time is 10ns, main memory access time is 200ns, and...

Question 27 Suppose the cache access time is 10ns, main memory access time is 200ns, and the cache hit rate is 90%. Assuming parallel (overlapped) access, what is the average access time for the processor to access an item?
Question 27 7 pts Suppose the cache access time is 10ns, main memory access time is...

Question 27 7 pts Suppose the cache access time is 10ns, main memory access time is 200ns, and the cache hit rate is 90%. Assuming parallel (overlapped) access, what is the average access time for the processor to access an item? 29ns

Question 3 The access time of a cache is 80 ns and the access time of...

Question 3 The access time of a cache is 80 ns and the access time of main memory is 1200 ns. We have 85% of instructions are directed to read while 15% is for writes. Hit ratio is 92%. A write through procedure is used. A. Give the average access time considering only the read requests B. Give average access time for both read and write requests. C. Give the overall hit ratio given the write cycle as well. Question...
In a memory hierarchy organization with three levels of caches and main memory assume that: Cache...

In a memory hierarchy organization with three levels of caches and main memory assume that: Cache Level L1 has access time tc1 = 5ns and hit ratio h1 = 90%, Cache 2 Level L2 has access time tc2 = 15 ns and hit ratio h2 = 80% Cache Level 3 has access time tc3 = 45 and hit ratio h3 = 60% Main memory access time tm = 100 ns. Find average memory access time. You are required to show...
Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and val...

Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and valid in the cache, it can be found in 1 clock cycle If data is not found in the cache, 80 clock cycles are needed to get it from off- chip memory Designers are trying to improve the average memory access time to...

(a) A computer system with a cache memory has an average memory access time of TM=...

(a) A computer system with a cache memory has an average memory access time of TM= 50 ns with a hit ratio of h= 80%. The primary memory access time is TP=120 ns. What is the cache memory access time, TC?

6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main...

Homework Answers

Add Answer to:
6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main...

Post as a guest

Earn Coins

4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instruct...

Exercise 8.16 You are building a computer with a hierarchical memory systenm that consists of separate...

1. Cache memory (8pts) Consider adding cache to a processor-memory system design. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it take...

1. Cache memory (8pts) Consider adding cache to a processor-memory system desigrn. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes o...

Question 27 Suppose the cache access time is 10ns, main memory access time is 200ns, and...

Question 27 7 pts Suppose the cache access time is 10ns, main memory access time is...

Question 3 The access time of a cache is 80 ns and the access time of...

In a memory hierarchy organization with three levels of caches and main memory assume that: Cache...

Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and val...

(a) A computer system with a cache memory has an average memory access time of TM=...

6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main...

Homework Answers

Add Answer to: 6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main...

Post as a guest

Earn Coins

Add Answer to:
6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main...