Question
1. Verify the operation of the Adder 7483, to do this implement a circuit that performs the sum of two numbers A and B each of two bits according to the pin connection in the annex. View outputs with a 7-segment display.
B4 14 C4 CO GND B1 A1 C1 16 15 14 13 12 11 10 9 24 C4 CO B1 A 1 B4 Σ1 A4 A2 13 A3 83 12 B2 ND 3 5 6 7 8 A4 13 A3 B3 VCC 12 B2
0 0
Add a comment Improve this question Transcribed image text
Answer #1

The circuit is wired in NI MULTISIM as below

X 6 X Design 1 - Multisim - [Design1 *] Eile Edit View Place MCU Simulate Transfer Tools Reports Options Window Help HER % Ee

B1 B2 A1 A2 VCC 5.0V O Key = Space Key = Space Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Since the numbers are two bit, we will connect A3, A4, B3 and B4 to ground. The input carry bit is also grounded. The output is given to a 7447 BCD to seven segment decoder and the output is connected to the seven segment display

Case - I : A2 = 0, A1 = 0, B2 = 0, B1 = 0

So A = 0, B = 0. Sum = 0

B1 B2 A1 A2 VCC 5.0V O Key = Space Key = Space Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - II : A2 = 0, A1 = 0, B2 = 0, B1 = 1

So A = 0, B = 1. Sum = 1

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space Key = Space Key = Space 05 CA ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - III : A2 = 0, A1 = 0, B2 = 1, B1 = 0  

So A = 0, B = 2. Sum = 2

B1 B2 A1 A2 VCC 5.0V O Key = Space Key = Space Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - IV : A2 = 0, A1 = 0, B2 = 1, B1 = 1

So A = 0, B = 3. Sum = 3

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B c

Case - V : A2 = 0, A1 = 1, B2 = 0, B1 = 0

So A = 1, B = 0. Sum = 1

B1 B2 A1 A2 VCC 5.0V O Key = Space Key = Space EK Key = Space Key = Space 05 CA ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 0

Case - VI : A2 = 0, A1 = 1, B2 = 0, B1 = 1

So A = 1, B = 1. Sum = 2

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space EK Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - VII : A2 = 0, A1 = 1, B2 = 1, B1 = 0

So A = 1, B = 2. Sum = 3

B1 B2 A1 A2 VCC O 5.0V Key = Space Key = Space EK Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A

Case - VIII : A2 = 0, A1 = 1, B2 = 1, B1 = 1

So A = 1, B = 3. Sum = 4

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space EK Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - IX : A2 = 1, A1 = 0, B2 = 0, B1 = 0

So A = 2, B = 0. Sum = 2

B1 B2 A1 A2 VCC 5.0V O Key = Space Key = Space Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - X : A2 = 1, A1 = 0, B2 = 0, B1 = 1

So A = 2, B = 1. Sum = 3

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B c

Case - XI : A2 = 1, A1 = 0, B2 = 1, B1 = 0

So A = 2, B = 2. Sum = 4

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space Key = Space Key Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B c D

Case - XII : A2 = 1, A1 = 0, B2 = 1, B1 = 1

So A = 2, B = 3. Sum = 5

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space Key = Space Key = Space 05 ΕΕΕΕ A B C D E F G Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04

Case - XIII : A2 = 1, A1 = 1, B2 = 0, B1 = 0

So A = 3, B = 0. Sum = 3

B1 B2 A1 A2 VCC O 5.0V Key = Space Key = Space EK Key = Space Key Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - XIV : A2 = 1, A1 = 1, B2 = 0, B1 = 1

So A = 3, B = 1. Sum = 4

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space EK Key = Space Key = Space 05 ΕΕΕΕ ABCDEFG Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ 04 A B

Case - XV: A2 = 1, A1 = 1, B2 = 1, B1 = 0

So A = 3, B = 2. Sum = 5

B1 B2 A1 A2 VCC O 5.0V Key = Space Key = Space EK Key = Space Key = Space 05 ΕΕΕΕ A B C D E F G Hem 8 U1 74LS83N C4 IM Մ Մ Մ

Case - XVI: A2 = 1, A1 = 1, B2 = 1, B1 = 1

So A = 3, B = 3. Sum = 6

B1 B2 A1 A2 VCC 5.0V Key = Space Key = Space EK Key = Space Key = Space 05 ΕΕΕΕ A B C D E F G Hem 8 U1 74LS83N C4 IM Մ Մ Մ Մ

We can write the truth table as below

A2 A1 B2 B1 Sum 0 0 0 0 0 0 0 0 1 1 0 0 1 0 2 0 0 1 1 3 0 1 0 0 1 0 1 0 1 2 0 1 1 0 3 0 1 1 1 4 1 0 0 0 2 1 0 0 1 3 1 0 1 0 4

Add a comment
Know the answer?
Add Answer to:
1. Verify the operation of the Adder 7483, to do this implement a circuit that performs...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • 1) ALU Design: Carry-Select Adder EEL 380 Given: A4-bit adder is implemented in a carry ripple...

    1) ALU Design: Carry-Select Adder EEL 380 Given: A4-bit adder is implemented in a carry ripple style as shown in the figure below. B3 A3 B2 A2 B1 A1 **** c0='1' Sought: Please calculate the output carries for each full adder (FA) using A=0x01 and B=0x04. It is required to show ALL incremental steps of the solution, then record each the final results in the table below. C4 C3 C2 ci

  • Please, multiply the highlighted yellow digit by 6 first then solve. thank you! Given: A4-bit adder...

    Please, multiply the highlighted yellow digit by 6 first then solve. thank you! Given: A4-bit adder is implemented in a carry ripple style as shown in the figure below. B3 A3 B2 A2 B1 A1 BO AO FA c3 FA FA FA CO='1' s2 s1 SO Sought: Please calculate the output carries for each full adder (FA) using A=0x01 and B=0x04. It is required to show ALL incremental steps of the solution, then record each the final results in the...

  • Given: A 4-bit adder is implemented in a carry ripple style as shown in the figure...

    Given: A 4-bit adder is implemented in a carry ripple style as shown in the figure below. B3 A3 B2 A2 B1 A1 во АО FA c1 FA FA FA CO='1' SO Sought: Please calculate the output carries for each full adder (FA) using A= 0x04and B=0x04. It is required to show ALL incremental steps of the solution, then record each the final results in the table below. C4 C3 C2 ci

  • can you multiply the yellow number by 9 then solve 1) ALU Design: Carry-Select Adder UCE...

    can you multiply the yellow number by 9 then solve 1) ALU Design: Carry-Select Adder UCE Given: A 4-bit adder is implemented in a carry ripple style as shown in the figure below. B3 A3 B2 A2 B1 A1 BOAD -- FA c3 FA c1 FA FA CO='1' $1 SO Sought: Please calculate the output carries for each full adder (FA) using A=0x01 and B=0x04. It is required to show ALL incremental steps of the solution, then record each the...

  • Fill the truth table . 4-4) Fill in the truth table below, build your circuit and...

    Fill the truth table . 4-4) Fill in the truth table below, build your circuit and test it for those six cases. Adder-Subtractor Truth Table Input Expected Output Circuit Output A4, A3, A2, A1 Sign of B B4, B3, B2, B1 | 04 | 54 | 53 | 52 | si Same as expected? Note any discrepancies. 1001 0101 1001 0101 1001 1001 1001 1001 1001 1 + 1111 1001 1111

  • Could you please read 7483 data sheet and then answer number e 7383 Data Sheet 5483A...

    Could you please read 7483 data sheet and then answer number e 7383 Data Sheet 5483A 4-Bit Binary Full Adder with Fast Carry General Description The '83A high speed 4-bit binary full adders with internal carry lookahead accept two 4-bit binary words (Ao-A3, Bo- B3) and a Carry input (Co). They generate the binary Sum outputs (So-S3) and the Carry output (C4) from the most significant bit. They operate with either HIGH or active LOW operands (positive or negative logic)....

  • The data on the table follow an exponential model y-aebx, Fill in the blanks 0.4 800...

    The data on the table follow an exponential model y-aebx, Fill in the blanks 0.4 800 [a1] [b1] [c1] [d1] 0.8 975 [a2] [b2] [c2] [d2] 1.2 1500 [a3] b3] [c3] [d3] 1.6 1950 [a4] b4] [c4] [d4] 2 2900 [a5 [b5] [c5] [d5 2.3 3600 [a6] [b6] [c6] [d6] Sum [a b c7] [d7] The average value of w is [e1] The average value of z is [e2] a1- [e3] a0- [e4] а» [e5] b- [e6]

  • EE252 100 Points Digital Design I Two's Complement Subtraction and Add / Subtract Circuits Homework 3....

    EE252 100 Points Digital Design I Two's Complement Subtraction and Add / Subtract Circuits Homework 3. (25 Pts) The following circuit uses two 7483 (4-bit adder) ICs, labeled 7483-1 and 7483-2, respectively. Answer the questions for EACH of the following THREE CASES: Case 1: D=0010, and E = 0110 Case 2: D = 1000, and E = 0101 Case 3: D = 1000, and E = 1001 a. (6 Pts - 2 Pts per Case) What are the binary inputs...

  • The following is a diagram of a series of 1-bit full adders that will be used...

    The following is a diagram of a series of 1-bit full adders that will be used to add the binary numbers 1011 (A) and 1111 (B) A3 B3 A2 B2 Ai B1 Ао Во 1-bit 1-bit 1-bit 1-bit Full Full Full Full C4 Adder C3 Adder C2 Adder C1 Adder Co Fig 1 Type the correct binary value into each box: Note: you should only enter one digit in each box.

  • please also find a4(W) and b4(VAR) (got cut off in the pic), thanks! (t) = A,...

    please also find a4(W) and b4(VAR) (got cut off in the pic), thanks! (t) = A, cos(500+B) Find the complex power S, = +by received by the source Find the complex power S, 4+by received by the resistor Re- Find the complex power S, = s + byl received by the resistors Find the complex power = 14 + he received by the inductor w R Given Variables: A1: 6V B1:45 degrees R1 : 4 ohm R2: 4 ohm L1...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT