Homework Answers
answer: In the 64*32 there are 26 address line and 32 data line
In the 64*8 bit there are 26 address line and 8 date line
the detailed solution is attached here
Add Answer to:
Attempt All Questions. أسئلة الفصلي Q1: Design 64 M x 32 bit memory using 64 M...
Q4. 13 Marksl For 8085-based system, design a memory system using 8K 8-bit ROM +8-bit RAM...
Q4. 13 Marksl For 8085-based system, design a memory system using 8K 8-bit ROM +8-bit RAM ICs to form 24K* 8-bit ROM and 24K 8-bit RAM. Use glue logic gates (NAND gates and Inverters) b) Use Decoder
Q4. 13 Marksl For 8085-based system, design a memory system using 8K 8-bit ROM +8-bit RAM ICs to form 24K* 8-bit ROM and 24K 8-bit RAM. Use glue logic gates (NAND gates and Inverters) b) Use Decoder
1- A 64-bit computer system employs a 16Gbyte main memory and a 32 Kilo word cache. Determine the...
1- A 64-bit computer system employs a 16Gbyte main memory and a 32 Kilo word cache. Determine the number of bits in each field of the memory address register (MAR) as seen by cache in the following organizations (show your calculations): Fully associative mapping with line size of 2 words. A. Direct mapping with the line size of 8 words. B. C. 4-way associated mapping with the line size of 1 words.
1- A 64-bit computer system employs a 16Gbyte...
Among 8-bit, 12-bit, 16-bit, 32-bit and 64-bit ADC, which is most appropriate for using that Type...
Among 8-bit, 12-bit, 16-bit, 32-bit and 64-bit ADC, which is most appropriate for using that Type K thermocouple to measure human body temperature to 4 significant digits (appropriate := accurate yet cost-effective)?
In this questions the addresses are presented in 32 bit format; however, our machine is 64...
In this questions the addresses are presented in 32 bit format; however, our machine is 64 bit. Assume 32-bit zero has been removed from the left hand side of these hex numbers.
3. (6 pts) Consider a new processor. The memory system is 32-bit byte- addressable. The on-chip...
3. (6 pts) Consider a new processor. The memory system is 32-bit byte- addressable. The on-chip cache memory is 128 KByte 4-way set-associative, with a 64 byte block size. (a) Draw a diagram showing how the cache controller will split the memory address: for each field. show its name and number of bits. (b) The design team decided to change the cache architecture to a direct mapped one. For each of the parameters in the following table, indicate the impact...
Question 3: Represent the following numbers in the memory using 32-bit floating-point representation, then in Hexadecimal....
Question 3: Represent the following numbers in the memory using 32-bit floating-point representation, then in Hexadecimal. 1. (-1313.3125) 2.(0.00011011) Question 4:_Represent the following data in the memory (show your work): 1.93 // Integer : Two bytes 2.-156 //Integer: Two bytes using Two's complement Question 5: Find the real number (in decimal) which is represented in the memory using 32-bit floating-point representation as follows, please show your steps follows: JOJO AOL
DI Question 4 0.25 pts How much storage in byte unit (consider all the registers in logic circuit as storage) is need to implement 32-bit multiplier using 64-bit adder? 0.25 pts Question 5 How ma...
DI Question 4 0.25 pts How much storage in byte unit (consider all the registers in logic circuit as storage) is need to implement 32-bit multiplier using 64-bit adder? 0.25 pts Question 5 How many 32-bit adders are required to implement 32-bit signed multiplier? IDo not count adders in unsigned multiplier)
DI Question 4 0.25 pts How much storage in byte unit (consider all the registers in logic circuit as storage) is need to implement 32-bit multiplier using 64-bit adder?...
Design a 4KB memory system that has 16-bit data bus and 16-bit address bus, using 1024x8...
Design a 4KB memory system that has 16-bit data bus and 16-bit address bus, using 1024x8 chips. Draw the chips, address connections, data connections, CS logic (active low).
Using the sequences of 32-bit memory read references, given as word addresses in the following table:...
Using the sequences of 32-bit memory read references, given as word addresses in the following table: 6 214 175 214 6 84 65 174 64 105 85 215 For each of these read accesses, identify the binary address, the tag, the index, and whether it experiences a hit or a miss, for each of the following cache configurations. Assume the cache is initially empty. A direct-mapped cache with 16 one-word blocks. A direct-mapped cache with two-word blocks and a total...
Question 20 5 pts Suppose a computer has 32-bit instructions. The instruction set consists of 64...
Question 20 5 pts Suppose a computer has 32-bit instructions. The instruction set consists of 64 different operations. All instructions have an opcode and two address fields (allowing for two addresses). The first of these addresses must be a register direct address, and the second must be a memory address. Expanding opcodes are not used. The machine has 16 registers. What's the size of the largest memory space that can be addressed by this computer?Assume byte addressable memory.
Q4. 13 Marksl For 8085-based system, design a memory system using 8K 8-bit ROM +8-bit RAM ICs to form 24K* 8-bit ROM and 24K 8-bit RAM. Use glue logic gates (NAND gates and Inverters) b) Use Decoder
Q4. 13 Marksl For 8085-based system, design a memory system using 8K 8-bit ROM +8-bit RAM ICs to form 24K* 8-bit ROM and 24K 8-bit RAM. Use glue logic gates (NAND gates and Inverters) b) Use Decoder
1- A 64-bit computer system employs a 16Gbyte main memory and a 32 Kilo word cache. Determine the number of bits in each field of the memory address register (MAR) as seen by cache in the following organizations (show your calculations): Fully associative mapping with line size of 2 words. A. Direct mapping with the line size of 8 words. B. C. 4-way associated mapping with the line size of 1 words.
1- A 64-bit computer system employs a 16Gbyte...
In this questions the addresses are presented in 32 bit format; however, our machine is 64 bit. Assume 32-bit zero has been removed from the left hand side of these hex numbers.
3. (6 pts) Consider a new processor. The memory system is 32-bit byte- addressable. The on-chip cache memory is 128 KByte 4-way set-associative, with a 64 byte block size. (a) Draw a diagram showing how the cache controller will split the memory address: for each field. show its name and number of bits. (b) The design team decided to change the cache architecture to a direct mapped one. For each of the parameters in the following table, indicate the impact...
Question 3: Represent the following numbers in the memory using 32-bit floating-point representation, then in Hexadecimal. 1. (-1313.3125) 2.(0.00011011) Question 4:_Represent the following data in the memory (show your work): 1.93 // Integer : Two bytes 2.-156 //Integer: Two bytes using Two's complement Question 5: Find the real number (in decimal) which is represented in the memory using 32-bit floating-point representation as follows, please show your steps follows: JOJO AOL
DI Question 4 0.25 pts How much storage in byte unit (consider all the registers in logic circuit as storage) is need to implement 32-bit multiplier using 64-bit adder? 0.25 pts Question 5 How many 32-bit adders are required to implement 32-bit signed multiplier? IDo not count adders in unsigned multiplier)
DI Question 4 0.25 pts How much storage in byte unit (consider all the registers in logic circuit as storage) is need to implement 32-bit multiplier using 64-bit adder?...
Question 20 5 pts Suppose a computer has 32-bit instructions. The instruction set consists of 64 different operations. All instructions have an opcode and two address fields (allowing for two addresses). The first of these addresses must be a register direct address, and the second must be a memory address. Expanding opcodes are not used. The machine has 16 registers. What's the size of the largest memory space that can be addressed by this computer?Assume byte addressable memory.
Most questions answered within 3 hours.
-
Do not neglect the old for the new. The existing business must
not lose priority simply...
asked 1 hour ago -
Kylie is a single mom with two dependent children,
Tanner, age 7 and Olivia, age 11....
asked 3 hours ago -
Phosphorous + bromine = phosphorous tribromide. If 35.0 g of
bromine are reacted and 27.9 grams...
asked 4 hours ago -
Derive the long wavelength limit of the Planck energy density
distribution
asked 4 hours ago -
Calculate the pH of each of the following solutions.
0.50 M HBr
3.1×10−4 M KOH
4.2×10−5...
asked 8 hours ago -
For the year ended December 31, Depot Max’s cost of merchandise
sold was $85,600. Inventory at the...
asked 8 hours ago -
Week 10 - Professional Memo Assignment
Professional Memo Assignment
Your mission for this week, should you...
asked 8 hours ago -
Write a Python program that stores the data for each
player on the team, and it...
asked 8 hours ago -
In
the last 3 months, mike never knows when he is going to get his
allowance...
asked 8 hours ago -
Is Ca(OH)2 a Bronsted base, Lewis base, or both? Why?
asked 8 hours ago -
1A- Why don’t voters complain about U.S. tariffs on imported
sugar?
Because sugar is only a...
asked 8 hours ago -
Cash Payback Period
Primera Banco is evaluating two capital investment proposals for
a drive-up ATM kiosk,...
asked 8 hours ago