The following question has to do with the ARMv8 Assembly ISA. Consider the instruction, BL Proc,...
The following question has to do with the ARMv8 Assembly ISA.
Consider the instruction, BL Proc, where Proc is located at address 0x80001300 and the "BL Proc" instruction is located at 0x80001294 , what is the value of LR upon entering the the function Proc?
Homework Answers
LR(R14) is the link register. It stores the return address. It will contain the address of the next sequential instruction to be executed after executing the procedure.
In this case the LR value must be 0x80001298 because the instruction BL is an 32 bit instruction.
Add Answer to:
The following question has to do with the ARMv8 Assembly
ISA.
Consider the instruction, BL Proc,...
A C program has been compiled into the Atmel AVR assembly language. The following instruction, which...
A C program has been compiled into the Atmel AVR assembly
language. The following instruction, which is located at address
0x002A, is executed:
i.) What is the binary value contained in the instruction
register (IR) when the instruction is executed?
ii.) What is the hexadecimal value of the program counter (PC)
when the instruction is executed?
iii.) If register r1 = 0x40 and register r2 = 0x02 prior to
executing the instruction, what are the contents of r1 and r2...
Question 3 (10 points) Convert the following MIPS assembly code into machine language. Write the instruction...
Question 3 (10 points) Convert the following MIPS assembly code into machine language. Write the instruction in hexadecimal. The opcode for sw 43 (101011). sw St1, -4(St3) Question 4 (10 points) Consider the following MIPS assembly code: addi $s3, $0, 5 addi $s1, S0, 3 addi Ss1, $s1, 2 beq Ss3, Ssl, target addi Ss1, Ss1, 1 target: add Ss3, Ss1, Ssl a. After running the code, what is the value of Ss3? b. If the memory address of the...
QUESTION 18 The following is a valid instruction? ADD BL,CX True False QUESTION 19 The following...
QUESTION 18 The following is a valid instruction? ADD BL,CX True False QUESTION 19 The following is a valid instruction? SUB 5,AL True False QUESTION 20 Write a valid instruction that adds the 16bit value n the A register to the 16bit value in the B register and places the result in the A register. Be sure to use 16bit registers. QUESTION 21 What instruction does nothing but modify the ElP register when executed? QUESTION 22 register and and the...
Consider a machine which implements an ISA in which every instruction is 32 bits long and...
Consider a machine which implements an ISA in which every
instruction is 32 bits long and has the following format:
Where DR = Destination Register, SR = Source Register, and
IMMVAL = Immediate Value. The fields DR, SR are represented using
the same number of bits.
If there are 7 bits for the opcode and 16 registers,
A.) How many unique opcodes can be represented?
B.) What is the minimum number of bits required for the source
register (SR) field?...
Machine Language 2. (4pts) Consider the following assembly language instruction which is located in a program...
Machine Language
2. (4pts) Consider the following assembly language instruction which is located in a program you wrote: MULTIPLY contents of Register 5 with the constant 6. This instruction will store the results back into Register 5. Assume this machine instruction is part of an assembly program that is stored on your hard disk and it is the next instruction to be invoked. Explain how this instruction is processed using the machine cycle. Include hard drive, de, and registers in...
What does the instruction jal do? It populates the PC with the address given by the...
What does the instruction jal do? It populates the PC with the address given by the input. It saves the current PC (plus 4 bytes) to the $ra register and the populates the PC with the address given by the input. It populates the PC counter with the word currently stored in the $ra register. It allocates the input number of bytes (provided as an immediate value) onto the stack. 1 points QUESTION 6 What is a function pointer?...
Section B - ARM Assembly Language (25 marks) An ARM instruction set summary is provided at...
Section B - ARM Assembly Language (25 marks) An ARM instruction set summary is provided at the end of this paper 1. (5 marks) Consider the following assembly instruction STMFD r13!, (r5-6} Before executing this instruction, registers hold the following values: Register Value Register r9 Value r4 0x00400040 0x00000000 r5 r10 0x11223344 0x00800080 r6 0x55667788 r11 0x10001000 r7 0x99aabbcc r12 0x20002000 r8 exddeeff00 r13 ex40004000 What memory locations are affected after executing the above instruction? In a table, with a...
Question 2 ARM Assembly Language (25 marks) An ARM instruction set summary is provided at the...
Question 2 ARM Assembly Language (25 marks) An ARM instruction set summary is provided at the end of this paper. (5 marks) Explain the difference between eor and eors instruction. Use an example to show why both forms are useful. а. b. (5 marks) Explain using an example what the "Idr r3, [r7,#4]" instruction does. c. (10 marks) The following is the assembly language generated by a C compile type mystery, %function mystery: args 0, pretend = 0, frame =...
Solve the following problems clearly - assembly - computer organization and architecture- william stallings 1) 2)...
Solve the following problems clearly - assembly - computer
organization and architecture- william stallings
1)
2)
Let the address stored in the program counter be designated by the symbol X1. The instruction stored in X1 has an address part (operand reference) X2. The operand needed to execute the instruction is stored in the memory word with address X3. An index register contains the value X4. What is the relationship between these various quantities if the addressing mode of the instruction...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment"...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment" of the form STA (x)- : M(M(x)) ← AC, M(x) ← M(x)+1 Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with a temporary register TEMP. An instruction consists of 16 bits: A 4-bit opcode and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits,...
A C program has been compiled into the Atmel AVR assembly
language. The following instruction, which is located at address
0x002A, is executed:
i.) What is the binary value contained in the instruction
register (IR) when the instruction is executed?
ii.) What is the hexadecimal value of the program counter (PC)
when the instruction is executed?
iii.) If register r1 = 0x40 and register r2 = 0x02 prior to
executing the instruction, what are the contents of r1 and r2...
Question 3 (10 points) Convert the following MIPS assembly code into machine language. Write the instruction in hexadecimal. The opcode for sw 43 (101011). sw St1, -4(St3) Question 4 (10 points) Consider the following MIPS assembly code: addi $s3, $0, 5 addi $s1, S0, 3 addi Ss1, $s1, 2 beq Ss3, Ssl, target addi Ss1, Ss1, 1 target: add Ss3, Ss1, Ssl a. After running the code, what is the value of Ss3? b. If the memory address of the...
QUESTION 18 The following is a valid instruction? ADD BL,CX True False QUESTION 19 The following is a valid instruction? SUB 5,AL True False QUESTION 20 Write a valid instruction that adds the 16bit value n the A register to the 16bit value in the B register and places the result in the A register. Be sure to use 16bit registers. QUESTION 21 What instruction does nothing but modify the ElP register when executed? QUESTION 22 register and and the...
Consider a machine which implements an ISA in which every
instruction is 32 bits long and has the following format:
Where DR = Destination Register, SR = Source Register, and
IMMVAL = Immediate Value. The fields DR, SR are represented using
the same number of bits.
If there are 7 bits for the opcode and 16 registers,
A.) How many unique opcodes can be represented?
B.) What is the minimum number of bits required for the source
register (SR) field?...
Machine Language
2. (4pts) Consider the following assembly language instruction which is located in a program you wrote: MULTIPLY contents of Register 5 with the constant 6. This instruction will store the results back into Register 5. Assume this machine instruction is part of an assembly program that is stored on your hard disk and it is the next instruction to be invoked. Explain how this instruction is processed using the machine cycle. Include hard drive, de, and registers in...
Section B - ARM Assembly Language (25 marks) An ARM instruction set summary is provided at the end of this paper 1. (5 marks) Consider the following assembly instruction STMFD r13!, (r5-6} Before executing this instruction, registers hold the following values: Register Value Register r9 Value r4 0x00400040 0x00000000 r5 r10 0x11223344 0x00800080 r6 0x55667788 r11 0x10001000 r7 0x99aabbcc r12 0x20002000 r8 exddeeff00 r13 ex40004000 What memory locations are affected after executing the above instruction? In a table, with a...
Question 2 ARM Assembly Language (25 marks) An ARM instruction set summary is provided at the end of this paper. (5 marks) Explain the difference between eor and eors instruction. Use an example to show why both forms are useful. а. b. (5 marks) Explain using an example what the "Idr r3, [r7,#4]" instruction does. c. (10 marks) The following is the assembly language generated by a C compile type mystery, %function mystery: args 0, pretend = 0, frame =...
Solve the following problems clearly - assembly - computer
organization and architecture- william stallings
1)
2)
Let the address stored in the program counter be designated by the symbol X1. The instruction stored in X1 has an address part (operand reference) X2. The operand needed to execute the instruction is stored in the memory word with address X3. An index register contains the value X4. What is the relationship between these various quantities if the addressing mode of the instruction...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment" of the form STA (x)- : M(M(x)) ← AC, M(x) ← M(x)+1 Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with a temporary register TEMP. An instruction consists of 16 bits: A 4-bit opcode and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits,...
Most questions answered within 3 hours.
-
han discusses the racist practice of badlands, a bar
in the Castro
district of San Francisco,...
asked 6 minutes ago -
A sample of final exam scores is normally distributed with a
mean equal to 25 and...
asked 10 minutes ago -
An investor shorts 100 shares of a stock when the share price is
$50 and closes...
asked 14 minutes ago -
LLOP corporation just paid 4$ dividend per share, you expect the
dividend to grow 8% for...
asked 23 minutes ago -
if we subtract 1000 from 0001 is there overflow? (binary)
asked 31 minutes ago -
Hello, I need help with the function below, The language I am
using is Ocaml
open...
asked 33 minutes ago -
Explain how the presence of glucose represses the gal structural
genes?
asked 40 minutes ago -
For the reaction CaI2+2AgNO3⟶2AgI+Ca(NO3)2 how many grams of
silver iodide, AgI, are produced from 56.5 g...
asked 52 minutes ago -
Write an equation for hydrolysis via acid catalysis.
Using ethyl acetate, ethyl benzoate, ethyl formate or...
asked 1 hour ago -
Only one graph is needed.
(a) Draw a Supply Curve and the Demand Curve for the...
asked 1 hour ago -
Fill in the blanks and please show how you arrived at numerical
answers
. The...
asked 1 hour ago -
91. If the half – life of a sample of radioactive
material is 60 days, what...
asked 1 hour ago