PART (A)
As per the circuit diagram we analysis the circuit and get the output as per the table
The output C is the circuit of the NAND gate and the output D is the circuit of AND gate: So the truth table for the given circuit is
A(V) | B(V) | C(V) | D(V) |
0 | 0 | 10 | 0 |
0 | 10 | 10 | 0 |
10 | 0 | 10 | 0 |
10 | 10 | 0 | 10 |
2. So we can find the equation of Output C and D using truth table:
The output C is the equation of NAND gate.
D=AB
The output D is the equation of AND gate.
3. A and B are the inputs, these inputs are given to CMOS circuit of AND gate.
From the boolean equation of D, we conclude that for implement of D, the AND gate are required.
PART B.
Given function :
Apply the De-morgen theorem:
So simplified boolean equation is:
............(1)
1. From equation 1, the gate-level diagram using inputs A,B and C using basic logic gate
2.From the boolean equation (1) , we can find the value of F for the inputs A, B and C
A | B | C | F |
0 | 0 | 0 | 0 |
1 | 0 | 0 | 0 |
1 | 1 | 0 | 0 |
0 | 0 | 1 | 1 |
0 | 1 | 0 | 1 |
0 | 1 | 1 | 1 |
1 | 0 | 1 | 1 |
1 | 1 | 1 | 1 |
Problem 3 (28 points) A. Consider the logic circuit below. VSS 10 V A D 1....
Problem 1: consider the following circuit with 4 inputs A, B, c, D, and 3 outputs F, G, H. Each input/output is connected to an input/output port. 3-input OR gate Figure 1 a) Determine the Boolean algebra equations relating each input to each output of the circuit. b) Create the truth tables corresponding to the equations obtained above. There should be one truth table per equation c) Produce the Karnaugh maps corresponding to the truth tables d) Determine simplified Boolean...
PROBLEM 3 (13 PTS) a) The following circuit has the following logic function: f = $a+sb. ✓ Complete the truth table of the circuit, and sketch the logic circuit (3 pts) 011 b) We can use several instances of the previous circuit to implement different functions. (10 pts) . For example, the following selection of inputs produce the function: g-X1X + Xxx Demonstrate that this is the case. ini in2 i n3 in | in in6in 0 0 x ....
Please solve ASAP Problem #2 (100pts) Consider the circuit shown in the Logic Circuit in the Figure: Find its Truth Table 2) Use the SoP (Sum of Products) Karnaugh Map to identify an expression for X as a function of the inputs A, B and C Problem #2 (100pts) Consider the circuit shown in the Logic Circuit in the Figure: Find its Truth Table 2) Use the SoP (Sum of Products) Karnaugh Map to identify an expression for X as...
6. The circuit below is a digital logic gate, and each of the inputs A, B, C may take on a value of either 0V or 5V; 0V corresponds to logic 0 while 5V corresponds to logic 1. Complete the table below and hence determine the cutoff, forward active, reverse active, and saturated. β 70. 430Ω OUT 9002 QA 900Ω A B C | MODE OF QA MODE OF QB I MODE OF Qc | OUT
QUESTION 1 B. A В. F E (a) (b) Figure 1 Consider the combinational logic circuits shown in Figure 1 (a) and Figure 1 (b). Prove that the two-logic circuit functions the same where the output expression, E equals the output expression, F; given the same inputs (A, B and C). [10 marks]
Problem 8) What logic function is performed by the circuit shown below? Here V+ = 5 V, and A, B, C are either 0 V or 5 V inputs (i.e., logic 0 or 1). The output is a common LED. 10KO Output 700 V
Design a circuit with three inputs (A, B, C) and two outputs (F1, F2). The first output F1 is logic 1 if the number of l’s in the binary number is less than the number of O's, otherwise F1 is logic 0. The second output F2 is 1 if the binary input is 2, 4, 5, 6,7 otherwise the second output F2 is logic 0. a. Derive the truth-table for F1 and F2 as a function of the 3 inputs....
Part 1: Using PSPICE, simulate a CMOS logic circuit that produces the complement of function A+BC. (a) In a truth table, provide the voltage levels for high and low inputs and outputs (b) Using a DC sweep on one of the logic inputs, produce the voltage transfer curve of the circuit when switching from input high to input low. Determine the noise margins of the circuit. part 2: Modify the circuit from Part 1 to be a clocked CMOS circuit...
Design the logic circuit to display a 3 bit octal numbers from 0 to 7 on a seven segment display shown below (for number 1 use segments b and c; for 6 include segment (a) Write the Truth Table with A, B. C representing the input bits (A is the MSB) and a, b, c, d, e, f and g representing the outputs to the seven segments. (b) Implement the circuit using a Programmable Logic Array (use simplified notation to...
For this problem, you are to design a simple combinational logic circuit The circuit is a 2- bit priority encoder with inputs I2 and I1 and outputs Z1 and Z0. The circuit behaves as follows: • If I2I1 = 00, then Z1Z0 = 00 (no active input) • If I2I1 = 01, then Z1Z0 = 01 (low-priority input, X1, is active) • If I2I1 = 1-, then Z1Z0 = 10 (high-priority input, X2, is active) Note that...