Question

B (1 points) We know that the initial blocks in Verilog are not synthesizable. What general solution you have for seting or r
0 0
Add a comment Improve this question Transcribed image text
Answer #1

can initilize the memory. Id By using a change in signal we Ex : on application of reset always @ (posedge deset) of rem f40b

Add a comment
Know the answer?
Add Answer to:
B (1 points) We know that the initial blocks in Verilog are not synthesizable. What general...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT