Design a 4-bit AND/OR unit that accepts two 4-bits numbers, A and B, and either AND them or OR them depending on a control signal A/O (when the control signal is 0 perform AND, otherwise if the signal is 1 then perform OR – bitwise logical operation). The result will be stored in C.
As per your requirement the below one is solution please follow it
Let’s first talk about a 1 bit circuit:
We will first prepare the truth table for the given scenario. When C is 0, we will perform AND operation between A and B, when C is 1, we will perform OR operation on A and B.
Now to prepare the circuit on basis of this, we will follow a simple method for designing circuit, which is called the Sum-Of-Products, or SOP, form. So, a Sum-Of-Products Boolean expression is basically a set of Boolean terms added together, each term being a product of Boolean variables. An example would be: ABC + BCD + DEF, the sum of products “ABC,” “BCD,” and “DEF.”
Now for above truth table, how to create the SOP expression
For the above truth table, for each row, if output is 0, we ignore the row. As this will not play any role in the output. For the rows, which outputs a 1, we will try to negate the individual bits(if required) to prepare a product term of A, B, C which results 1 for that particular row.
So overall SOP Expression would be sum of individual SOP expressions, where applicable.
Overall SOP expression = + + +
Now to simplify above Expression, so that we can design the circuit:
SOP expression = + + +
= =
=
Using principle and
= =
=
Using principle
= =
=
Using principle
=
=
Now this looks simplified:
For 1 bit, result will be
Now the circuit can be designed as(For 1 bit):
Design a 4-bit AND/OR unit that accepts two 4-bits numbers, A and B, and either AND...
design a 4 bit comparator that compares two numbers of 4 bits. the output should be < > or =. however you're only limited to using multiplexers or full adders. any help on how to draw this will be appreciated
3. Design a combinational circuit that compares two 4 bit numbers (A and B) and has three outputs 'Z" and "M and 'O'.(20 points) a) The circuit output Z" is equal to 1 if the two numbers are equal and 0 otherwise (5 b) The circuit output M-1 ifA>B and 0 otherwise. A and B are considered unsigned e) The circuit output 'O'-1 ifA>B and 0 otherwise. A and B are considered signed points) numbers. (7.3 points) numbers. (7.5 points)
To compare the two binary numbers, first the most significant bits (MSBs) are compared. If the MSBs are equal, then the next significant bits are compared. However, if the MSBs are not equal, then either A is greater than or less than B hence further comparison is not needed. For example, when comparing two 2-bit numbers given by A A1A2 and B-B,B2. If Al B1, then A > B if A1 = 1, B1 = 0 or A < B...
Please design and implement a combinational circuit called 4-bit adder to add two 4-bit binary numbers, e.g. 1011 + 1110 = 1 1 0 0 1, the 5-bit result is 1 1 0 0 1 in which the leftmost bit is carry-out bit and sum result is 1 0 0 1, so that final sum is 1 1 0 0 1 which is 25 in decimal. (b) Design and Implement the four-bit adder circuit preferably using CEDAR logic simulator...
You are to design a circuit that calculates the Hamming distance between two 5-bit numbers. It takes two 5-bit binary numbers A4 A3 A2 A1 A0 and B4 B3B 2B1 B0 as inputs and returns the number of bits that are different between the two numbers as the 3-bit binary output O2 O1 O0. For example: *If the two input numbers were 10111 and 00001 then the output would be 011 as there are 3 bits different between them. *If...
Design an 8-function ALU that accepts 4-bit inputs a and b, a 3-bit input signal select, and produces a 5-bit output out. The ALU implements the following functions based on 3-bit input signal select. - - - - - - - select signal function 3’b000 out = a 3’b001 out = a+b 3’b010 out = a-b 3’b011 out = a/b 3’b100 out = a%b (remainder) 3’b101 out = a << 1 3’b110 out = (a>b) (magnitude comparison) 3’b111 out =...
computer architecture The sum of the two 32 bit integers may not be representable in 32 bits. In this case, we say that an overflow has occurred. Write MIPS instructions that adds two numbers stored in registers Ss1 and Ss2, stores the sum in register $s3, and sets register Sto to 1 if an overflow occurs and to 0 otherwise. 5. (16pts) 6. Show the IEEE 754 binary representation of the number -7.425 in a single and double 7. If...
Design a digital circuit that takes two 4-bit numbers A and B as input and generates output Z as follows: (20 points) - If A and B are odd numbers then Z-A-B. - If A and B are even numbers then Z-B-A 5. If A is an even number and B is an odd number then Z-A+B If A is an odd number and B is an even number then Z-A-B-1 Assume that you have access to as many as...
Q2. Design a 8-bit ALU (Arithmetic Logic Unit) supporting the following instructions, Z and C values should be re-evaluated (updated) ifY changes Instruction type code[2:0] operations Logical Status update 001 010 011 100 101 110 ( Bitwise AND) Y = A & B: | Z (C is always 0) (bitwise OR) Y- A B; (bitwise XOR) Y-A B Z (Cis always 0) (negation) Y =-A; (Addition) Y A + B: (subtraction) Y = A-B: (Increment) Y-A+1 (decrement) Y-A-1 Z (C...
all witworDFFs, FFI and FFo, two 4xI multiplexers, four 2-bit registers (Ro, RI, R2, and R3; all I with p arallel outputs) and no additional logic gates, design a circuit to support the following operations based on 2-bit inputs M1 and MO M1 MO values Operation (at the rising edge of the clock) RO FF1 FFO (bits of RO stored in FF1&FFO IFF1 FFO (bits of R1 stored in FF1&FFO R2 FF1 FFO (bits of R2 stored in FFI &FFO...