Question

Each of the following questions is either True or False. Place a T (True) if the...

Each of the following questions is either True or False. Place a T (True) if the answer is True on the answer sheet beside the question; otherwise place a F (False) if the answer is False on the answer sheet beside the question.

21. Variable-length instructions are easier to decode than fixed-length instructions.

      T                                        F

22. Fixed-length instructions always have the same number of operands.

      T                                        F

23. The two types of cache write policies are write-through and write-back.

      T                                        F

24. When a computer uses paging, there must be a page table for every process.

      T                                        F

25. If we have a byte-addressable computer using direct mapping with 16-bit main

      memory addresses and 32 blocks of cache, and each block contains 8 bytes, the size

      of the tag field is 8.

      T                                        F

            

26. If cache access time is 10 nanoseconds, main memory access time is 200

      nanoseconds, and the cache hit rate is 90%, the average access time for the processor

      to access an item, assuming parallel (overlapped) access, is 29 nanoseconds.

      T                                        F

27. In a direct-mapped cache, if there is contention for a cache block, the only possible

      action is replacement of the existing block.

      T                                        F

28. Memory organization has no effect on instruction format.

       T                                       F

29. A unified cache is a cache that holds both data and instructions.

      T                                        F

30. Accumulator architectures store one operand on the stack and the other in the

      accumulator.

     T                                        F

0 0
Add a comment Improve this question Transcribed image text
Answer #1

21)

   Variable-length instructions are difficult to decode than fixed-length instructions.

===================================================

22)

Fixed-length instructions always doesnt have the same number of operands.

=================================================

23)

write through and write back are the two cache-write policies.

==============================================

24)

every process has its own pagetables.

Add a comment
Answer #1

21)

   Variable-length instructions are difficult to decode than fixed-length instructions.

===================================================

22)

Fixed-length instructions always doesnt have the same number of operands.

=================================================

23)

write through and write back are the two cache-write policies.

==============================================

24)

every process has its own pagetables.

Add a comment
Know the answer?
Add Answer to:
Each of the following questions is either True or False. Place a T (True) if the...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • 1. (4 pt) Circle True or False. Each is 2 pts. t Recently Used (LRU) replacement...

    1. (4 pt) Circle True or False. Each is 2 pts. t Recently Used (LRU) replacement policy generates better miss penalty than FIFO for fully- associative caches ngger b me rna 2. (8 pt) Find the Average Memory Access Time (AMAT) for a machine with following configuration: The machine has the hit rate of 95% with the hit time of 2 ns. A miss costs 30 ns to fetch the desired ume that the read and write miss penalties are...

  • (15pts) Answer each of the following with a TRUE (T) or (1) Data in SRAM will...

    (15pts) Answer each of the following with a TRUE (T) or (1) Data in SRAM will be lost without refreshing frequently or FALSE (F) 9. (2) A cache is a small fast memory that stores a subset of the informatio (3) In set associative cache, ory block can be placed in only (4) The unit of data transfer between cache and main memory is a w (5) When CPU requests a word and cannot find it in cache, it a...

  • Determine if the following are true or false, if false correct the statement. a) All CPUs...

    Determine if the following are true or false, if false correct the statement. a) All CPUs of a shared memory multiprocessor can access all cache memories directly b)All CPUs of a shared memory multiprocessor share the main memory c)Shared address space cannot be implemented on a distributed-memory parallel computing system

  • True/False: Write T for True and F for False statements on the left side of each statement. A1. T...

    MIPS Instruction Set True/False: Write T for True and F for False statements on the left side of each statement. A1. The quotient of div instruction is stored in HI register. A2. The instructions andi and ori are useful for masking operations. A3. The instruction jr uses Pseudo-direct Addressing mode. Multiple choices: Put a tick mark beside the most appropriate answer. A4. Which of the following is not a special purpose register? a. Szero b. Şat c. Svo d. Ssp...

  • Computer architecture Question 25 Answer the following about the memory system with virtual memory. Select True/False...

    Computer architecture Question 25 Answer the following about the memory system with virtual memory. Select True/False (T/F) for each statement. It's possible to get: TLB hit/Cache miss. (Select] T It's possible to get: TLB miss/Page Table hit/Cache hit ( Select ] F It's possible to get: TLB miss/Page Table hit/Cache miss. [Select ] It's possible to get: TLB miss/Page Fault/Cache hit. (Select]

  • Question 3 The access time of a cache is 80 ns and the access time of...

    Question 3 The access time of a cache is 80 ns and the access time of main memory is 1200 ns. We have 85% of instructions are directed to read while 15% is for writes. Hit ratio is 92%. A write through procedure is used. A. Give the average access time considering only the read requests B. Give average access time for both read and write requests. C. Give the overall hit ratio given the write cycle as well. Question...

  • True/False: Write T for True and F for False statements on the left side of each...

    True/False: Write T for True and F for False statements on the left side of each statement. The best representation of negative numbers in microprocessor is sign-magnitude numbers. Verilog HDL programming language is case sensitive. Carry Look Ahead (CLA) adder is faster and cheaper than Ripple carry adder. Multiple choices: Put a tick mark beside the most appropriate answer. What is the maximum capacity of a memory with a 32-bit address and a 32-bit data bus? 4 GB 16 GB...

  • Part t True er Fahe ( pts each) Tue or false? true F or fase -C++8...

    Part t True er Fahe ( pts each) Tue or false? true F or fase -C++8 generally regarded as a low-level language. Given x S, y 3, the exprossion (x<y)&& ((y > 0) 11 (y-= x + 2)) istrue hh writing computer pograms, it's best practice to write all your functions and the entire pogram, befbre testing any one of the functions or program segments by itself Operators have inputs and return outputs. When an arthmetie operator has been overloaded...

  • Question 9 Which of the following statements is true about memory system? Put the answer in...

    Question 9 Which of the following statements is true about memory system? Put the answer in the box. A. Cache memories are usually built by SRAMs, which have higher density and faster access speed than DRAM-based main memories. B. Secondary storages such as hard disk drive and solid-state drive are typically volatile memories. C. Compared to the associative cache mapping function, direct mapping function has more flexibility. D. Due to locality of reference, the basic transfer unit between cache and...

  • True/False: Write T for True and F for False statements on the left side of each...

    True/False: Write T for True and F for False statements on the left side of each statement. A1. The best representation of negative numbers in microprocessor is sign-magnitude numbers. A2. Verilog HDL programming language is case sensitive. A3. Carry Look Ahead (CLA) adder is faster and cheaper than Ripple carry adder. Multiple choices: Put a tick mark beside the most appropriate answer. A4. What is the maximum capacity of a memory with a 32-bit address and a 32-bit data bus?...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT