Question

For chapter 5 problem 13 for Fundamentals of Digital Logic with Verilog Design, I am curious...

For chapter 5 problem 13 for Fundamentals of Digital Logic with Verilog Design, I am curious to know where the equation 2^n if n is the number of fan ins comes from. This equation was used in the solution to answer the number of gates required due to the fan in requirement.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Fan-in and fan-out

Fan-in and Fan-out are the parameters of Digital IC. Apart from voltage and current parameters of digital ic, these parameters has their own specification in bipolar families i.e TTL, DTL. Bipolar families construct logic circuits and basically it is technique for I C manufacture.

Fan-in :- Fan-in is defined as the number of in inputs a gate has. For example A two input gate will have fin-in = 2.

The fan-in defined as the maximum number of inputs that a logic gate can accept. If number of input exceeds, the output will be undefined or incorrect. It is specified by manufacturer and is provided in the data sheet.

Fan-out:- it is the maximum number of inputs of the same IC family that a gate can Drive without falling outside the specified output voltage limits Or fan-out is maximum number of gate at the output side of drive gate.

Higher the fan-out higher the current supply capacity of a gate. For example a fan out of 5 indicates that the gate can drive at the most 5 inputs of the same ic family.

Fan-out is also called as the loading factor. It means if specified fan-out of a gate is 10 then we should not load more than 10 gates because output logic level voltages can not be guaranteed.

It depends on the nature of input device that are connected to an output.

Fan-out:- it is the maximum number of inputs of the same IC family that a gate can Drive without falling outside the specified output voltage limits Or fan-out is maximum number of gate at the output side of drive gate.

Higher the fan-out higher the current supply capacity of a gate. For example a fan out of 5 indicates that the gate can drive at the most 5 inputs of the same ic family.

Fan-out is also called as the loading factor. It means if specified fan-out of a gate is 10 then we should not load more than 10 gates because output logic level voltages can not be guaranteed.

It depends on the nature of input device that are connected to an output.

Add a comment
Know the answer?
Add Answer to:
For chapter 5 problem 13 for Fundamentals of Digital Logic with Verilog Design, I am curious...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • ELEC3720-PROGRAMMABLE LOGIC DESIGN ASSIGNMENT 1. This assignment will give you an introductory experience on digital logic...

    ELEC3720-PROGRAMMABLE LOGIC DESIGN ASSIGNMENT 1. This assignment will give you an introductory experience on digital logic design asing CAD tools while reviewing some concepts Cveeed in the peevions courses This is an individual assignment This assignaient due on the Friday of week-3, at 17:00 hrs Please submit your assignment source code皿blackboard. Go to the 'Assignment" folder and then follow the Assigmerat 1.1 Sumin Poetal link In addition, you are regaired to submit a short repoet which should include the following...

  • 5. In this problem, you will design new logic diagrams for problems 1 c and 4 c, optimizing the solution to use a minim...

    5. In this problem, you will design new logic diagrams for problems 1 c and 4 c, optimizing the solution to use a minimum number of gates and chips. You may use whatever real chips you like in this problem. Assume that these two circuits make up a single design so that unused parts of one chip for the first circuit can be used for the second circuit. Use the following activation levels: B and C are active-high, A is...

  • Digital Logic Fundamentals. Need help with this assignment!!! Want to make sure I'm on the right ...

    Digital Logic Fundamentals. Need help with this assignment!!! Want to make sure I'm on the right track with the truth table and K-MAPS. Also I'd like to know how to design the LOGISIM circuit. Thank you. igital Logic Fundamentals An Excess-3 code exists for the following reason: The primary advantage of excess-3 coding over non-biased coding is that a decimal number can be nines' complemented (for subtraction) as easily as a binary number can be ones' complemented: just by inverting...

  • I. (10pts) Extra-credit problem A digital circuit is required to display a digital signal on a...

    I. (10pts) Extra-credit problem A digital circuit is required to display a digital signal on a bar-graph LED, similar to a sound meter on a stereo. You know that the input to your circuit has values from 0 to 3 coded in binary format. You need to indicate the value in a bar graph where progressively more LED turn on as the input number gets higher, as shown in the graph. When the highest number is reached, all LEDs are...

  • Hello, I'm taking Digital logic design and have been stuck on this can I get the solution for this? how I am going to create the circuit? what I'm looking for is to do it with Shift Registers....

    Hello, I'm taking Digital logic design and have been stuck on this can I get the solution for this? how I am going to create the circuit? what I'm looking for is to do it with Shift Registers. is it possible? Design a digital systems that forces 8 LEDs to blink one after another in the following order: 1 by 1, then 2 by 2, then 3 by 3, until they finally all of them light up and then go...

  • number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary...

    number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary numbers. A 2-level circuit that would add two four-bit numbers would have 9 inputs and five outputs. Although a 2-level SOP or POS circuit theoretically would be very fast, it has numerous drawbacks that make it impractical. The design would be very complex in terms of the number of logic gates. The number of inputs for each gate would challenge target technologies. Testing would...

  • Halliday, Fundamentals of Physics, 10e Help I PRINTER VERSION BACK NEX Chapter 13, Problem 060 In...

    Halliday, Fundamentals of Physics, 10e Help I PRINTER VERSION BACK NEX Chapter 13, Problem 060 In the figure, two satellites, A and B, both of mass m 81.9 kg, move in the same dircular orbit of radius r 7240 km around Earth (mass Mr -5.98x1024 kg) but in opposite senses of so that the wreckage remains as one piece of tangled material (mass 2m), find the total mechanical energy immediately after the collision. (c) Just after the collision, is the...

  • NYIT. Digital Logic Fundamentals, Dr. S. Ben-Avi. Spring 2019. An Excess-3 code exists for the fo...

    I NEED THE LOGISIM CIRCUIT DESIGN! NYIT. Digital Logic Fundamentals, Dr. S. Ben-Avi. Spring 2019. An Excess-3 code exists for the following reason: The primary advantage of excess-3 coding over non-biased co ding is that a decimal number can be nines' complemented (for subtraction) as easily as a binary number can be ones' complemented: just by inverting all bits it's useful We shall be discussing complement systems again later in the course - just know that this o Design logic...

  • I am new to this topic. pls help with steps and explain. (9) Combinational Logic Design...

    I am new to this topic. pls help with steps and explain. (9) Combinational Logic Design 7 marks Consider the seven-segment display for hexadecimal computation as shown in Fig. P-9A. The hexadecimal number wxyz is used to represent 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. a f g b с I (294567 BERBEDEF Fig. P-9A (9a) 3 marks Fill in the truth table for the strokes a, b, c, d,...

  • Hi, I don't quite understand the solution to Chapter 10, Problem 62C of Data Structures and...

    Hi, I don't quite understand the solution to Chapter 10, Problem 62C of Data Structures and Algorithms in Java (6th Edition). The question is to design a variation of binary search for performing the get(k) operation on a sorted search table that includes duplicates. But what happens in step 1? is it a search for the first key value of k? In step 2, I don't understand what is being backtraced? The table? And why? In step 3, why are...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT