Using a CAD tool of your choice, layout a 4-input NOR gate. How does its size compare to the prediction from Exercise 1?
Exercise 1
Estimate the area of your 4-input NOR gate from Exercise 2.
Exercise 2
Sketch a stick diagram for a CMOS 4-input NOR gate from Exercise 3.
Exercise 3
Sketch a transistor-level schematic for a CMOS 4-input NOR gate.
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.