Draw a transistor-level schematic for the latch of Figure 1. How does the schematic differ...

Draw a transistor-level schematic for the latch of Figure 1. How does the schematic differ from Figure 2?

Figure 1: Level-sensitive latch stick diagram

Figure 2: CMOS positive-level-sensitive D latch