Give an example of a sequence of program and data memory read addresses that will have a h...

Give an example of a sequence of program and data memory read addresses that will have a high hit rate for separate instruction and data caches and a low hit rate for a unified cache. Assume direct-mapped caches with the parameters in Figure. Both the instructions and data are 32-bit words, and the address resolution is to bytes.

Figure Direct Mapped Cache