A new instruction, ANDN (AND NOT), is to be implemented for the multiple-cycle computer. T...

A new instruction, ANDN (AND NOT), is to be implemented for the multiple-cycle computer. The instruction performs (NOT(R[SB])). The instruction allows individual bits in register SA to be cleared based upon a mask stored in SB, where the bit to be cleared is a 1 in the mask value.