The circuit designers of TTL-compatible CMOS families presumably could have made the voltage drop across the “on” transistor under load in the HIGH state as little as it is in the LOW state, simply by making the p-channel transistors bigger. Why do you suppose they didn’t bother to do this?
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.