Design a header switch for a power gating circuit in a 65 nm process. Suppose the pMOS transistor has an ON resistance of about 2.5 kΩ · µm. The block being gated has an ON current of 100 mA. How wide must the header transistor be to cause less than a 2% increase in delay?
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.