Question

7.3 What is the memory layout of the 16-bit value, 0x7654 in a big-endian 16-bit machine, and a little-endian 16-bit machine?

b. What would the layouts be in 32-bit machines?

7.19 A certain two-way set-associative cache has an access time of 4 ns, compared to a miss time of 60 ns. Without the cache, main memory access time was 50 ns. Running a set of bench-marks with and without the cache indicated a speedup of 90%. What is the approximate hit ratio?

7.20 A 128 MB main memory has a 64 KB direct-mapped cache with 16 bytes per line.

       a. How many lines are there in the cache?

       b. Show how the main memory address is partitioned.

7.21 A certain memory system has a 128 MB main memory and a 2 MB cache. Blocks are 32 bytes in size. Show the fields in a memory address if the caches is

     a. associative

    b. direct-mapped

   c. 8-way set-associative

Answer 1

2-3) a aiven tet, big endian i-bit -e ttieendian bobhlbu .blbg bb1s b) 32-bit machine ︹enDY model.* Uttle endian: ite bytea bste byte

-13) Defo4e adding cachette aye10 Speedup Speed up Told T nes Tnes Told Tnew-1 neuu- biti It takes ubit, t specie, 6ne。 1G

contains lo bitebi th E a Fieldt 96-14

구.21) Given tzat rag Ta