Question

1. (10 pts) Explain how a 32-bit byte memory address should be divided into Tag/Index/Offset fields for each of the cache con

Text:

Explain how a 32-bit byte memory address should be divided into Tag/Index/Offset fields for each of the cache configurations below. Note: 1KB = 210 bytes. You must explain how many bits to assign to each field and the ordering of the three fields. You get at most 50% of the credit if you give the length of each field without an explanation.

1) A fully associative cache with cache block size = 2 words and cache size = 512KB.

2) A direct-mapped cache with cache block size = 2 words and cache size = 512KB.

3) A four-way set associative cache with cache block size = 2 words and cache size = 512KB.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

ord Size=4byte y AssouaHve〉 9 10D 2 Index bt - 9 IG 25 sets 2bits

Add a comment
Know the answer?
Add Answer to:
Text: Explain how a 32-bit byte memory address should be divided into Tag/Index/Offset fields for each...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of...

    Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of cache, and a block size of 16 bytes. For each configuration below, determine the memory address format, indicating the number of bits needed for each appropriate field (i.e. tag, block, set, offset). Show any relevant calculations. Direct cache mapping and memory is byte-addressable a) Direct cache mapping and memory is word-addressable with a word size of 16 bits b) c) 2-way set associative cache...

  • Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a...

    Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a 32 blocks direct mapped cache. The cache is initially empty. The following decimal memory addresses are referenced 1020, 1006, 1022, 5106, 994, and 2019 Map the addresses to cache blocks and indicate whether hit or miss. Note: You must use the hexadecimal approach in solving this question. You must also show the computations of dividing the memory address into tag bits, cache index bits,...

  • 1. A cache holds 64 words where each word is 4 bytes. Assume a 32 bit...

    1. A cache holds 64 words where each word is 4 bytes. Assume a 32 bit address. There are four different caches a. A direct-mapped cache with block size = 16 words b. 2-way set-associative cache with block size = 8 words c. 4-way set-associative cache with block size=4 words d. A fully associative cache with block size = 16 words. Complete the table for each cache. Cache a Cache be Cache Cache de 16 Number of bits needed for...

  • For a 16K-byte, direct-mapped cache, suppose the block size is 32 bytes, draw a cache diagram....

    For a 16K-byte, direct-mapped cache, suppose the block size is 32 bytes, draw a cache diagram. Indicate the block size, number of blocks, and address field decomposition (block offset, index, and tag bit width) assuming a 32-bit memory address.

  • A processor outputs the hexadecimal address: AA0893BF, with the following partitioning: AA0 (Tag) 890 (Index) BF...

    A processor outputs the hexadecimal address: AA0893BF, with the following partitioning: AA0 (Tag) 890 (Index) BF (Offset) Assume that the memory space is Byte addressable. Note that the parts below are not related to each other, i.e treat them separately. a. If Direct Mapped Cache is used, how many bytes are in the cache? b. If Two-Way Set Associative Cache is used, how many sets are in the entire cache? c. If Two-Way Set Associative Cache is used, how many...

  • Consider a processor that has a 20-bit address and a 1K Byte Cache. The cache and...

    Consider a processor that has a 20-bit address and a 1K Byte Cache. The cache and main memory are divided into blocks where each block is 256 Bytes. If direct mapping is used, what is the tag size of each block in cache and how many tag comparisons are made for a one-cache access? Repeat part (1) for fully associative mapping. Repeat part (1) for 2 way set-associative cache. For the direct map find out which of the following accesses...

  • Suppose a computer using direct mapped cache has 232 byte of byte-addressable main memory, and a...

    Suppose a computer using direct mapped cache has 232 byte of byte-addressable main memory, and a cache of 1024 blocks, where each cache block contains 32 bytes. a. How many blocks of main memory are there? b. What is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag, block, and offset fields? c.To which cache block will the memory address 0x000063FA map?

  • The physical address of memory on a machine is 32 bits. The machine has a direct...

    The physical address of memory on a machine is 32 bits. The machine has a direct mapped cache of size 512 KB with a block size of 8 bytes. What is the size of the tag field in bits? Can you please explain this step by step and what the importance of direct mapped is?

  • The following figure shows the address that is going from a certain processor to a direct-mapped...

    The following figure shows the address that is going from a certain processor to a direct-mapped cache. The address is divided into fields. The index of the first bit and the last bit of each field is written below it. Calculate the size of the data that is stored in the cache, in Kibytes, and the total number of bits within the cache, in Kibits. TAG = 31 - 16 INDEX = 15 - 6 BLOCK OFFSET = 5 -...

  • 3. (6 pts) Consider a new processor. The memory system is 32-bit byte- addressable. The on-chip...

    3. (6 pts) Consider a new processor. The memory system is 32-bit byte- addressable. The on-chip cache memory is 128 KByte 4-way set-associative, with a 64 byte block size. (a) Draw a diagram showing how the cache controller will split the memory address: for each field. show its name and number of bits. (b) The design team decided to change the cache architecture to a direct mapped one. For each of the parameters in the following table, indicate the impact...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT