A computer with a 24‐bit address bus has a main memory of size 16 MB and...
A computer with a 24‐bit address bus has a main memory of size 16 MB and a cache size of 64 KB. The word length is two bytes.
a. What is the address format for a direct mapped cache with a line size of 32 words?
b. What is the address format for a fully associative cache with a line size of 32 words?
c. What is the address format for a 4‐way set associative cache with a line size of 16 words?
Homework Answers
Add Answer to:
A computer with a 24‐bit address bus has a main memory of size
16 MB and...
7.3 What is the memory layout of the 16-bit value, 0x7654 in a big-endian 16-bit machine,...
7.3 What is the memory layout of the 16-bit value, 0x7654 in a big-endian 16-bit machine, and a little-endian 16-bit machine? b. What would the layouts be in 32-bit machines? 7.19 A certain two-way set-associative cache has an access time of 4 ns, compared to a miss time of 60 ns. Without the cache, main memory access time was 50 ns. Running a set of bench-marks with and without the cache indicated a speedup of 90%. What is the approximate...
1- A 64-bit computer system employs a 16Gbyte main memory and a 32 Kilo word cache. Determine the...
1- A 64-bit computer system employs a 16Gbyte main memory and a 32 Kilo word cache. Determine the number of bits in each field of the memory address register (MAR) as seen by cache in the following organizations (show your calculations): Fully associative mapping with line size of 2 words. A. Direct mapping with the line size of 8 words. B. C. 4-way associated mapping with the line size of 1 words.
1- A 64-bit computer system employs a 16Gbyte...
A 64-bit word computer employs a 128KB cache. The address bus in this system is 32-bits....
A 64-bit word computer employs a 128KB cache. The address bus in this system is 32-bits. Determine the number of bits in each field of the memory address register (MAR) as seen by cache in the following organizations (show your calculations): a. Fully associative mapping with line size of 1 word. b. Fully associative mapping with line size of 4 words c. Direct mapping with the line size of 1 word. d. Direct mapping with the line size of 8...
Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of...
Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of cache, and a block size of 16 bytes. For each configuration below, determine the memory address format, indicating the number of bits needed for each appropriate field (i.e. tag, block, set, offset). Show any relevant calculations. Direct cache mapping and memory is byte-addressable a) Direct cache mapping and memory is word-addressable with a word size of 16 bits b) c) 2-way set associative cache...
Suppose a computer has 216 words of main memory, and a cache of 64 blocks, where...
Suppose a computer has 216 words of main memory, and a cache of 64 blocks, where each cache block contains 32 words. Please explain step by step. a) If this cache is a direct-mapped cache, what is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag and word fields? b) To which cache block will the memory reference F8C9 map? c) If this cache is fully associative, what is the...
Given: An 8-bit computer system with 4 MB of main memory. It has a 16K-words direct-mapped...
Given: An 8-bit computer system with 4 MB of main memory. It has a 16K-words direct-mapped cache with a block size of 16 Bytes. Sought: Calculate the cache line number when Byte address2271len from main memory is mapped to cache. Consider that numbering of main memory blocks and cache lines starts from zero. Express your answer in hexadecimal. It is required to show ALL incremental steps of the solution.
Memory Hierarchy and Cache Consider a computer with byte-addressable memory. Addresses are 24-bits. The cache is...
Memory Hierarchy and Cache Consider a computer with byte-addressable memory. Addresses are 24-bits. The cache is capable of storing a total of 64KB of data, and frames of 32 bytes, Show the format of a 24-bit memory address for: a- Direct mapped cache b- 2-way associative cache c- 4-way associative cache d- For each type of cache above, indicate where would the reference memory address 0DEFB6 map
multiply hifhlighted number by 4 and please explain Given: An 8-bit computer system with 4 MB...
multiply hifhlighted number by
4 and please explain
Given: An 8-bit computer system with 4 MB of main memory. It has a 16K-words direct-mapped cache with a block size of 16 Bytes. Sought: Calculate the cache line number when Byte address 5678ten from main memory is mapped to cache. Consider that numbering of main memory blocks and cache lines starts from zero. Express your answer in hexadecimal. It is required to show ALL incremental steps of the solution.
Text: Explain how a 32-bit byte memory address should be divided into Tag/Index/Offset fields for each...
Text:
Explain how a 32-bit byte memory address should be divided into
Tag/Index/Offset fields for each of the cache configurations below.
Note: 1KB = 210 bytes. You must explain how many bits to assign to
each field and the ordering of the three fields. You get at most
50% of the credit if you give the length of each field without an
explanation.
1) A fully associative cache with cache block size = 2 words and
cache size = 512KB....
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes/ca...
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes/cache line. Determine (1) the number of comparators needed and (2) the size of the tag field, for each of the following mapping schemes: a. Fully associative
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes/cache line. Determine (1) the number of comparators needed and (2) the size...
1- A 64-bit computer system employs a 16Gbyte main memory and a 32 Kilo word cache. Determine the number of bits in each field of the memory address register (MAR) as seen by cache in the following organizations (show your calculations): Fully associative mapping with line size of 2 words. A. Direct mapping with the line size of 8 words. B. C. 4-way associated mapping with the line size of 1 words.
1- A 64-bit computer system employs a 16Gbyte...
Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of cache, and a block size of 16 bytes. For each configuration below, determine the memory address format, indicating the number of bits needed for each appropriate field (i.e. tag, block, set, offset). Show any relevant calculations. Direct cache mapping and memory is byte-addressable a) Direct cache mapping and memory is word-addressable with a word size of 16 bits b) c) 2-way set associative cache...
Given: An 8-bit computer system with 4 MB of main memory. It has a 16K-words direct-mapped cache with a block size of 16 Bytes. Sought: Calculate the cache line number when Byte address2271len from main memory is mapped to cache. Consider that numbering of main memory blocks and cache lines starts from zero. Express your answer in hexadecimal. It is required to show ALL incremental steps of the solution.
multiply hifhlighted number by
4 and please explain
Given: An 8-bit computer system with 4 MB of main memory. It has a 16K-words direct-mapped cache with a block size of 16 Bytes. Sought: Calculate the cache line number when Byte address 5678ten from main memory is mapped to cache. Consider that numbering of main memory blocks and cache lines starts from zero. Express your answer in hexadecimal. It is required to show ALL incremental steps of the solution.
Text:
Explain how a 32-bit byte memory address should be divided into
Tag/Index/Offset fields for each of the cache configurations below.
Note: 1KB = 210 bytes. You must explain how many bits to assign to
each field and the ordering of the three fields. You get at most
50% of the credit if you give the length of each field without an
explanation.
1) A fully associative cache with cache block size = 2 words and
cache size = 512KB....
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes/cache line. Determine (1) the number of comparators needed and (2) the size of the tag field, for each of the following mapping schemes: a. Fully associative
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes/cache line. Determine (1) the number of comparators needed and (2) the size...
Most questions answered within 3 hours.
-
Describe how the file manager allocates a file to a single user.
List the steps that...
asked 8 minutes ago -
For the following reaction:
IBr(g) + 4F2(g) → IF5(g) +
BrF3(g)
Compound
ΔH°f (kJ mol-1)...
asked 10 minutes ago -
Assuming the simple probability of even A is given as P(A) and
the simple probability of...
asked 13 minutes ago -
2.- It is known that 20% of the students on campus are smokers.
If 8 students...
asked 13 minutes ago -
Provide a summary/reflection of what you gleaned of how law
enforcement is effect by Unconventional Weapons...
asked 34 minutes ago -
From the following heats of combustion,
CH3OH(l) + 3/2O2(g) → CO2(g) +
2H2O(l)
ΔHorxn = –726.4...
asked 27 minutes ago -
Floating Point Representation
Consider a computer that stores information using 10 bits words.
The first bit...
asked 56 minutes ago -
. The theoretical weight percent of carbon in (CH3)3N is:
A. 20.32% B. 81.95% C. 9.97%...
asked 49 minutes ago -
The rate of a certain reaction is given by the following rate
law:
rate = k[H2][I2]...
asked 44 minutes ago -
A 10,000 uF capacitor is in series with a 1 uH inductor. What is
Zeq of...
asked 48 minutes ago -
Draw the molecular orbital diagram for O2-
(oxygen molecule with a negative charge).
asked 1 hour ago -
Of all the different weapons discussed in this chapter that make
up CBRNE,
Which group do...
asked 1 hour ago