Question

ui May 17, 2018 Question 2. (30 points) Caches are important to a list of 32-bit memory address references in Below is providing high performance memory hierarchy to processors. decimal, given as byte addresses 3, 180, 43, 2, 191, 88, 190, 14, 181, 4 44, 186 . 253 You are asked to optimize a cache design for the g mapped cache designs possible, all wit iven references. There are three direct- h a total of 8 words of data: C1 has 1-word blocks C2 has 2-word blocks C3 has 4-word blocks 15 points) In terms of miss rate, which cache design is the best ? Please show your work. (15 points) If the miss stall time is 25 cycles, and C1 has an access time of 2 cycles, C2 takes 3 and C3 takes 5 cycles, which is the best cache design? Please show your work. cycles,

Answer 1

No iinn , С.doy Block sizo - 3wand Ca els s Cho -uund black

0 2S6 30 mad 4 Hin 4 ga 44 131 madg = 5 M 44 mad 4 M 1g6 mad g = 2

uil be in 9h glock in ma

44 tuiu n 22d Block in 19G n ui un g3H Black n me mory 2% uill 12gm Block un mommy у 191.nul uun 45PBleck 221 Hi

un 3" Klock ① 131 oulb, un 45 Mis Nig 4G Block 256 will b, 64 ßlock Talal acee-H Gi (Hiss) 12 12 C3 (NİK)乙 11

12 1 2 Ci Tala, Access 2 (25t2) 12 Tim 3 24 Tint 223 6 ACCes) Tin 33S