Question

5.2 Caches are important to providing a high-performance memory hierarchy to processors. Below is a list...

5.2 Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of 32-bit memory address references, given as word addresses. 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253

5.2.6 The formula shown in Section 5.3 shows the typical method to index a direct-mapped cache, specifically (Block address) modulo (Number of blocks in the cache). Assuming a 32-bit address and 1024 blocks in the cache, consider a diff erent

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Solution:

Explanation:

=>We are using direct-mapped caching here.

=>We know that the formula to index the main memory block to the cache line number of cache memory.

= K mod N = P

Where K is the main memory block number, the mod is the modulus function, N is the number of cache lines and P is the cache memory line number where the main memory block is mapped.

Checking each block of main memory:

=>Number of cache lines = 1024

=>3 % 1024 = 3

Means block number 3 of the main memory will be mapped to cache line number 3 of cache memory.

=>180 % 1024 = 180

Means block number 180 of the main memory will be mapped to cache line number 180 of cache memory.

=>43 % 1024 = 43

Means block number 43 of the main memory will be mapped to cache line number 43 of cache memory.

=>2 % 1024 = 2

Means block number 2 of the main memory will be mapped to cache line number 2 of cache memory.

=>191 % 1024 = 191

Means block number 191 of the main memory will be mapped to cache line number 191 of cache memory.

=>88 % 1024 = 88

Means block number 88 of the main memory will be mapped to cache line number 88 of cache memory.

=>190 % 1024 = 190

Means block number 190 of the main memory will be mapped to cache line number 190 of cache memory.

=>14 % 1024 = 14

Means block number 14 of the main memory will be mapped to cache line number 14 of cache memory.

=>181 % 1024 = 181

Means block number 181 of the main memory will be mapped to cache line number 181 of cache memory.

=>44 % 1024 = 44

Means block number 44 of the main memory will be mapped to cache line number 44 of cache memory.

=>186 % 1024 = 186

Means block number 186 of the main memory will be mapped to cache line number 186 of cache memory.

=>253 % 1024 = 253

Means block number 253 of the main memory will be mapped to cache line number 253 of cache memory.

I have explained each and every step with the help of statements attached to it..

Add a comment
Know the answer?
Add Answer to:
5.2 Caches are important to providing a high-performance memory hierarchy to processors. Below is a list...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of...

    Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of 32-bit memory address references, given as word addresses. 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with two-word blocks and a total size of 8 blocks. Also list if each reference is a hit or a miss, assuming the cache is initially...

  • Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of...

    Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of memory address references, given as word addresses (in decimal, the byte-offset bits have been excluded from addresses). 1, 4, 8, 5, 20, 17, 4, 56, 9, 10, 43, 5, 6, 9, 17 For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with two-word blocks (two words per block) and a total size of 8 blocks....

  • ui May 17, 2018 Question 2. (30 points) Caches are important to a list of 32-bit...

    ui May 17, 2018 Question 2. (30 points) Caches are important to a list of 32-bit memory address references in Below is providing high performance memory hierarchy to processors. decimal, given as byte addresses 3, 180, 43, 2, 191, 88, 190, 14, 181, 4 44, 186 . 253 You are asked to optimize a cache design for the g mapped cache designs possible, all wit iven references. There are three direct- h a total of 8 words of data: C1...

  • use the following list of 32 bit memory address references, given as word addresses. Note that...

    use the following list of 32 bit memory address references, given as word addresses. Note that you will need to convert them to binary: 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 4. Assume a direct-mapped cache with 16 one-word blocks. For each reference, list the binary address, the tag, the index, and if the reference is a hit or a miss, assuming the cache is initially empty.

  • If I have a problem set like so: Below is a list of 64-bit memory address...

    If I have a problem set like so: Below is a list of 64-bit memory address references, given as word addresses. 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 5.2.1 BLOCK SIZE: 1 word CACHE SIZE: 16 1-word blocks a) For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with 16 one-word blocks. Also list if each reference is a hit or a miss, assuming the cache...

  • Memory Hierarchy and Cache Consider a computer with byte-addressable memory. Addresses are 24-bits. The cache is...

    Memory Hierarchy and Cache Consider a computer with byte-addressable memory. Addresses are 24-bits. The cache is capable of storing a total of 64KB of data, and frames of 32 bytes, Show the format of a 24-bit memory address for: a- Direct mapped cache b- 2-way associative cache c- 4-way associative cache d- For each type of cache above, indicate where would the reference memory address 0DEFB6 map

  • Please help with this Below is a list of 32-bit (1 word) memory address references a...

    Please help with this Below is a list of 32-bit (1 word) memory address references a program makes, given as word addresses (not byte addresses): 2, 4, 5, 4, 6, 4, 12, 13, 2, 13, 4, 253 For each of these references, identify the tag and index, given a 16 word, direct-mapped cache which has 8 two-word blocks. Also, list if each reference is a hit or a miss, assuming the cache is initially empty. Your answer should be a...

  • Consider a memory hierarchy using one of the three organization for main memory shown in a...

    Consider a memory hierarchy using one of the three organization for main memory shown in a figure below. Assume that the cache block size is 32 words, That the width of organization b is 4 words, and that the number of banks in organization c is 2. If the main memory latency for a new access is 10 cycles, sending address time is 1 cycle and the transfer time is 1 cycle, What are the miss penalties for each of...

  • 1 Overview The goal of this assignment is to help you understand caches better. You are...

    1 Overview The goal of this assignment is to help you understand caches better. You are required to write a cache simulator using the C programming language. The programs have to run on iLab machines. We are providing real program memory traces as input to your cache simulator. The format and structure of the memory traces are described below. We will not give you improperly formatted files. You can assume all your input files will be in proper format as...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT