answer 1.) universal gates ar those gates which can be used to make all other gates.
hence answer is Nand,Nor
answer 2:
answer 3:
since we have to select from two inputs only we need 2n=2
where n is select lines hence n=1
we need one select line.
answer 4:
yes SOP form is the complement of POS form nd visa vera.
answer 5:
answer 6:
module equality_comp(a,b,eq);
input a,b;
output eq;
assign eq=a&b|(~a) & (~b);
endmodule
1. What logic gates are known as universal gates? (1 point) a) nand, nor b) and,...
First you must create a logic circuit using only basic gates such as AND, OR, NOR, NAND, NOT, etc. to implement an ADDER capable of adding two 4 bit binary numbers. Second you must create a logic circuit using only basic gates such as AND, OR, NOR, NAND, NOT, etc. to implement a Subtractor that is capable of subtracting the second number from the first, by converting the second number into its 2's complement form and then adding the resulting...
Write out the truth table for the expression (A and B)xor (C or D). A NAND is the combination of two other basic logic gates. Name them. A NOR is the combination of two other basic logic gates. Name them. Explain how you can build an XOR gate from other basic logic gates. Explain how the logic gate for a 1-bit adder can be derived. How is a multi-bit adder built from a single-bit adder? How are 1's and 0's...
3. Implement the following gates using only one TTLİCİ (1 point) TEL EL (a) Example: One 4-input OR gate (b) One 2-input NAND gate and one 2-input OR gate (c) One inverter, one 2-input NAND and one 3-input NAND (d) One 2-input XOR gate and one 2-input XNOR (e) One 4-input XNOR gate 2346 GND 2-input OR 7432 1 Porcuits Simplify the following expressions, and implement them with two-level NAND gate circuits: 4. Minterms, K-map and two-level NAND/NAND logic: F...
In this problem, you will design a 4-bit 2's complement sub tractor, implement it in Logic works, and test it. The 4-bit sub tractor works as follows: given two numbers X and Y in 2's complement binary representation on 4 bits, it outputs a 4-bit value representing X - Y in 2's complement. To obtain full marks, the following requirements must be met: You are only allowed to use basic gates, including NOT, AND, OR, NAND, NOR, XOR, XNOR. (You...
X 1. Determine the truth table for the above circuit. A B C 0 0 0 0 0 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 111 2. Determine the Karnaugh Map for the above circuit and do both an SOP minimization (the left KAI) and a POS minimization (the right KM). Write the minimized Boolean expressions below the corresponding Karnaugh Map BC ВС 00 01 11 10 00 01 11 10 0...
Please answer the following questions and explain what they are doing. Thanks! #1. What is the value (in hex) of%ol after each set of instructions Which of the following logic gate symbols represents set 0x89ABCDEF, %01 set 0x12345678, o2 xor %o1, %o2, %01 XNOR Value in %01 at this point is 0x -NOR NAND XOr b) set 0x89ABCDEF, 801 set 0x12345678, %02 and %01, %o2, %o1 Value in 9601 at this point is 0x set 0x89ABCDEF, o1 sra %01, 20,801...
These are my answere to the following questions: are they right? 1. B 2. T 3. T 4. T 5. F 6. T 7. A 8. D 9. E 10. B 11. B 12. A 13. A 14. D 15. C 16. D 17. T 18. C 19. T 20. T 21. T 22. A 23. T 24. D 25. B 26. A 27. A 28. A 29. T 30. C 31. D 32. A 33. T 34. F 35....
A retaining wall is to be constructed in a normally consolidated clayey sand deposit in the figure below. Ground water table is lmbelow the bottom of the excavation. A 20 kN/m2 surcharge pressure is applied over a wide area at the ground surface. Assume the wall moves into the excavation. Consider long-tem analysis (as it is usually the more critical analysis in excavation problems). Ignore capillarity as shown 20 kPa Clayey sand T17 kNm Y-20 kNm 5 m c'-10 kPa...