Using the device diagram below and the following inputs, determine the appropriate outputs.
A= 1010 B= 1001
A.
0 0 1
B.
1 0 0
C.
0 1 0
D.
None of these
Here we observe that A is greater than B
As A=1010 and B=1001
So the output is 001
Option a is correct
Using the device diagram below and the following inputs, determine the appropriate outputs. A= 1010 B=...
Consider a PLC system with the following inputs and outputs. Design a ladder diagram using one and only one counter instruction and as many timers as you need that does the following: 9. Every time S1 is turned from off to on, it causes a counter to increment its accumulated value. . Any time that S1 stays on for 10 seconds, PL1 should light until $1 is turned back off " Any time that S1 is on, PL2 flashes on...
12. What is true about IGOE diagram? (a) It stands for inputs, guides, outputs, and enablers (b) It stands for inputs, guides, outcomes, and enablers (c) An IDEF0 diagram is essentially a sequence of IGOE diagrams (d) Both a and c (e) Both b and c
(TCO 1) Examine the gates below with the measured inputs and outputs. Determine which gate contains a fault. 8 Gate A has a fault. Gate B has a fault Gate C has a fault Gate D has a fault
Given the circuit below, assume that the inputs A and B are 1 and 0 respectively and that value of the outputs C and D are 0 and 1 respectively. If the inputs A and B are changed to 0 and 0 respectively, then the value of C will be __________ and the value of D will be ____________. Given the circuit below, assume that the inputs A and B are 1 and respectively and that value of the outputs...
Design a CMOS full adder circuit with inputs A, B, and C (carry in) and outputs S (sum) and Co (carry out). Specify device sizes for all MOS transistors in your design using the following properties: n=1.5 p=2n L=0.35um
or g) Consider the following state diagram with three inputs e-amd eleck) and two outputs We propose to design the following sequential circuit using D flip lops. Sequential Circuit idle r1 gnti We propose the following state coding: rira t2 State Name State Code idle ent LEnt2 01 gnt2 (2 marks) 1) Complete the following state table. r2 Present state I Output Input Next state 0 0 0 0 0 0 0 0 1 10 0 0 0
Problem 1: consider the following circuit with 4 inputs A, B, c, D, and 3 outputs F, G, H. Each input/output is connected to an input/output port. 3-input OR gate Figure 1 a) Determine the Boolean algebra equations relating each input to each output of the circuit. b) Create the truth tables corresponding to the equations obtained above. There should be one truth table per equation c) Produce the Karnaugh maps corresponding to the truth tables d) Determine simplified Boolean...
Draw the circuit diagram for the following truth table: These are the outputs from the circuit X Y These are the inputs to the circuit B C 0 0 1 0 0 0 0 1 D 0 1 0 1 1 1 You are only permitted to use AND, OR and NOT gates.
Design a circuit with three inputs (A, B, C) and two outputs (F1, F2). The first output F1 is 1 when the binary input is 2, 3, 4, 7, otherwise the first output F1 is logic 0. The second output F2 is 1 when the input variables have more l's than 0's. The output is 0 otherwise. Input/ Output ABC F1 F2 000 001 010 011 100 101 a. Derive the truth-table for F1 and F2 as a function of...
Design a circuit with three inputs (A, B, C) and two outputs (F1, F2). The first output F1 is logic 1 if the number of l’s in the binary number is less than the number of O's, otherwise F1 is logic 0. The second output F2 is 1 if the binary input is 2, 4, 5, 6,7 otherwise the second output F2 is logic 0. a. Derive the truth-table for F1 and F2 as a function of the 3 inputs....