Question

1- If an architecture has a move instruction with more than one word and at most...

1- If an architecture has a move instruction with more than one word and at most one of the two operands may be an indirect memory reference, the minimum number of frames needed to run a process on this architecture is

Select one:

a. 3

b. 4

c. 5

d. 6


2- Which of the following does not increase the TLB reach?

Select one:

a. Decrease the size working set.

b. Increase page size.

c. Increase the size of TLB.

d. Provide multiple page sizes.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

1- If architecture has a move instruction with more than one word and at most one of the two operands may be an indirect memory reference, the minimum number of frames needed to run a process on this architecture is

Select one:

d. 6

2- Which of the following does not increase the TLB reach?

Select one:

a. Decrease the size working set.

Explanation:

The amount of memory accessible from the TLB.
TLB Reach = (TLB Size) X (Page Size).
The working set of each process is stored in the TLB, Otherwise, there is a high degree of page faults.

Increase the Page Size: This may lead to an increase in fragmentation as not all applications require a large page size
Provide Multiple Page Sizes: This allows applications that require larger page sizes the opportunity to use them without an increase in fragmentation

PLEASE LIKE IT RAISE YOUR THUMBS UP
IF YOU ARE HAVING ANY DOUBT FEEL FREE TO ASK IN COMMENT SECTION

Add a comment
Know the answer?
Add Answer to:
1- If an architecture has a move instruction with more than one word and at most...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Solve the following problems clearly - assembly - computer organization and architecture- william stallings 1) 2)...

    Solve the following problems clearly - assembly - computer organization and architecture- william stallings 1) 2) Let the address stored in the program counter be designated by the symbol X1. The instruction stored in X1 has an address part (operand reference) X2. The operand needed to execute the instruction is stored in the memory word with address X3. An index register contains the value X4. What is the relationship between these various quantities if the addressing mode of the instruction...

  • A digital computer has a memory unit with 24 bits per word.

    A digital computer has a memory unit with 24 bits per word. the instructions set consists of 150 different operations. all instructions have an operation codepart(opcode) and an address part (allowing for only one address) Each instruction is stored in one word of memory.a. how many bits are needed for the opcodeb. how many bits are left for the address part of the instruction.c. What is the maximum allowable size of memory.d. what is the largest unsigned binary number that...

  • 1. One of the reasons why the MARE architecture is very inefficient is because it only has 1AC As...

    I need answer for qustion (2) 1. One of the reasons why the MARE architecture is very inefficient is because it only has 1AC Assuming that you have access to many other ACs (AC, AC1, AC2, etc) Assume that in the new MARIE Architecture, you can do ADD 105 AC1 This means: Value @ x105 ACAC or suB 104 AC2 → This means: Valus @ x 104 + AC → AC2 How would your program (Lab #s, Question 1, also...

  • A short program loop goes through a 16 kB array one word at a time, reads...

    A short program loop goes through a 16 kB array one word at a time, reads a number from the array, adds a random number, and stores the result in the corresponding entry in another array that is located in the memory immediately following the first array. An outer loop repeats the above operation 100 times. The 64-bit processor, operating at a clock frequency of 4 GHz, is pipelined, has 48 address lines, three levels of caches with a 64...

  • Computer Architecture 14. Fill in the blanks below with the most appropriate term or concept discussed...

    Computer Architecture 14. Fill in the blanks below with the most appropriate term or concept discussed in this chapter: A. ---------------The time required for the first result in a series of computations to emerge from a pipeline. B. ---------------This is used to separate one stage of a pipeline from the next. C. ---------------Over time, this tells the mean number of operations completed by a pipeline per clock cycle. D. ---------------The clock cycles that are wasted by an instruction-pipelined processor due...

  • please answer all of 5,thank you! QUESTION 1 Choose one that an instruction-set-architecture doesn't define the...

    please answer all of 5,thank you! QUESTION 1 Choose one that an instruction-set-architecture doesn't define the number of general purpose registers the size of the program counter register instructions and their binary encodings instructions and their cycle times QUESTION 2 ADD instruction in the RV321 RISC-V ISA is an arithmetic instruction True False QUESTION 3 Consider the following C code f-g+h+itik If it is compiled for an ISA where an 'ADD' instruction takes two source registers and one output register...

  • Instruction set architecture R: register X, Y, Opl, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X, Y XCH Opl, Op2 ADD X, Y SUB X,Y SAL Op, Quantity...

    Instruction set architecture R: register X, Y, Opl, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X, Y XCH Opl, Op2 ADD X, Y SUB X,Y SAL Op, Quantity SAR Op, Quantity Shift Arithmetic Right on Op for Quantity SHR Op Quanti AND X, Y OR X, Y XOR X, Y NOT X LOADR, A LOAD R, (A STORE R, A STORE R, (A Description Move data from Y to X Exchange Op1 with Op2...

  • Operating Systems Questions (Please help if you can) 1. A computer has cache, main memory, and...

    Operating Systems Questions (Please help if you can) 1. A computer has cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 20ns are required to access it. If it is in main memory but not in the cache, 60ns are required to load it into the cache (this includes the time to originally check the cache), and then, the reference is started again. If the word is not in main memory,...

  • Answer as soon as impossible .. before 30 mins please 1. State which one instruction (OSR,...

    Answer as soon as impossible .. before 30 mins please 1. State which one instruction (OSR, LIM, FFU,LPU, S00, TND, NEQ. SBR, RET) is best suited to the application shown Make a subroutine stop running and return control to the routine that called b)Store a group of 8 binary bits by moving bits in one at a timae )Determine if a number is outside of a specitied range d.) Remove the most recenty added word of data from a register...

  • D. trade size 1 1/2 (41). Atrade size 4 (21). B.trade size 1 (27). (53). Ctrade size 1 1/4(35). E. trade size 2 Cod...

    D. trade size 1 1/2 (41). Atrade size 4 (21). B.trade size 1 (27). (53). Ctrade size 1 1/4(35). E. trade size 2 Code reference 29. The general use 125-volt receptacles in a commercial building are supplied by 20- ampere rated multiwire branch-circuits with three ungrounded conductors anda common neutral from a 208/120-volt, 4-wire, 3-phase electrical system. The con ductors for nine circuits are run in a single raceway to an area of the building includ ing nine ungrounded conductors...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT