For a given computer system, the main memory is 256Mbyte; word size is 4 bytes; block size is 64 bytes; cache size is 64 Kbytes. what is the number of cache line?
Question 3 options:
A |
64Kbyte/4bytes |
B |
256Mbyte/4bytes |
C |
256Mbyte/64bytes |
D |
64Kbyte/64bytes |
Question 4 (3 points)
Consider a magnetic disk drive with 8 double sided platters, 2000 tracks per disk surface. Each track has a capacity 2048 KBytes. Sector size is 2KBytes. What is the capacity of acylinder?
Question 4 options:
A |
2000*2048 KB |
B |
8*2*2048 KB |
C |
8*2*2000*2048 KB |
D |
2000*2048*2 KB |
Question 3)
Given data:
Main memory = 256MB
Word size = 4B
Block size = 64B
Cache size = 64KB
Formula for no.of cache lines:
No.of cache lines = Cache size/Block size |
No.of cache lines = 64KB/64B
Option D is correct.
-------------------------------------------------------------------------------------------------------
Question 4)
Given data:
No.of double sided platters=8
No.of surfaces = No.of double sided platters*2 = 8*2 =16.
No.of track per surface= 2000.
Each track capacity = 2048KB
Sector size=2KB
Formula for cylinder capacity :
Capacity = No.of surfaces*(No.of tracks per surface)*capacity of track |
Capacity = 8*2*2000*2048KB
Option C is correct.
For a given computer system, the main memory is 256Mbyte; word size is 4 bytes; block...
Based on the error corretion algorithm discussed in ch6, Assume data are processed in 2048 bits, in order to perform SEC-DED (single error correction and double error detection), what is the best length of the check bits? Question 5 options: A 13 B 14 C 11 D 12 Question 6 (3 points) Consider a magnetic disk drive with 8 double sided platters, 2000 tracks per disk surface. Each track has a capacity 2048 KBytes. Sector size is 2KBytes. Each disk...
Question 12 Consider a magnetic disk drive with 10 double sided platters, 512(=2^9) tracks per surface, and 1024 (=2^10) sectors per track. Sector size is 2KBytes (=2^10 Bytes ). Assume the average seek time 0.02 ms, the seek time from a track to its adjacent track can be ignored. The drive rotates at 5400 rpm. Successive tracks in a cylinder can be read without head movement. Furthermore, disks can be handled independently, so multiple tracks in a cylinder can be...
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes/cache line. Determine (1) the number of comparators needed and (2) the size of the tag field, for each of the following mapping schemes: a. Fully associative
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes/cache line. Determine (1) the number of comparators needed and (2) the size...
Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of cache, and a block size of 16 bytes. For each configuration below, determine the memory address format, indicating the number of bits needed for each appropriate field (i.e. tag, block, set, offset). Show any relevant calculations. Direct cache mapping and memory is byte-addressable a) Direct cache mapping and memory is word-addressable with a word size of 16 bits b) c) 2-way set associative cache...
A computer system has a 64 KB main memory and a 4 KB (data area only) cache. There are 8 bytes=cache line. Determine (1) the number of comparators needed and (2) the size of the tag field, for the following mapping scheme: Direct.
1. (10 pts) What is the largest file size if the inode is as follows: size of the inode is 128 Bytes out of which 64 Bytes are used for layout information, . each pointer is of size 8 Bytes and the file system block size is 4 KBytes, the inode has 2 direct pointers, 2 single indirect pointers, 2 double indirect pointers, and 2 triple indirect pointers 2. (10 pts) Find the average seek time (under the assumptions we...
Suppose that we have an L1 cache of this configuration: Block size 32 bytes Number of sets 64 Associativity = 1 Capacity-2048 bytes What is the cache miss rate (as a percentage) when we execute the following C code? Assume that the grid data structure is aligned on a cache block boundary in memory and that the cache contains no valid lines initially. struct double x; double y; grid[16] [16]; forCi = 0; i < 16; i++) for(j 0; j...
A computer with a 24‐bit address bus has a main memory of size 16 MB and a cache size of 64 KB. The word length is two bytes. a. What is the address format for a direct mapped cache with a line size of 32 words? b. What is the address format for a fully associative cache with a line size of 32 words? c. What is the address format for a 4‐way set associative cache with a line size...
Assume the miss rate of an instruction cache is 3% and the miss rate of the data cache is 5%. If a processor has a CPI of 2 without any memory stalls and the miss penalty is 120 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%. *The size of the tag field-64- (n + m 2). ** The total...
A cache has lines of 4 bytes and a total size of 64 Kbytes with 16-Mbyte main memory. what is the address length?