Question

Let X 5 and Y =-2 Give the inputs and outputs of a 4-bit adder/subtractor unit as depicted in Figure 5.13 (Module 40- Slide 4), to calculate X + Y Add/Sub- 512 Cn- QUESTION 2 Let X 5 and Y =-2 Give the inputs and outputs of a 4-bit adder/subtractor unit as depicted in Figure 5.13 (Module 40 - Slide 4), to calculate X-Y. x3 = L :Y1 Add/Sub- 53
I need answers for question 1 and 2
0 0
Add a comment Improve this question Transcribed image text
Answer #1

Q1

IN X 5 IS STORED AND IN Y -2 IS STORED

X3=0

X2=1

X1=0

X0=1

Y3=1

Y2=1

Y1=1

Y0=0

AND !ADD/SUB WILL BE 0 BECAUSE WE ARE ADDING TWO BINARY NUMBERS

HENCE ADDING THE TWO WILL GIVE US

S3=0

S2=0

S1=1

S0=1

AND Cn WILL BE 1 AS carry is generated

Q2

IN X 5 IS STORED AND IN Y -2 IS STORED

X3=0

X2=1

X1=0

X0=1

Y3=1

Y2=1

Y1=1

Y0=0

AND !ADD/SUB WILL BE 1 BECAUSE WE ARE Subtracting TWO BINARY NUMBERS

HENCE Subtracting THE TWO WILL GIVE US

S3=0

S2=1

S1=1

S0=1

AND Cn WILL BE 1

Do give a thumbs up

Add a comment
Know the answer?
Add Answer to:
I need answers for question 1 and 2 Let X 5 and Y =-2 Give the...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL 1.3-input majority function 2.Condition...

    Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL 1.3-input majority function 2.Conditional inverter (see the table below: x - control input, y -data input). Do NOT use XOR gates for the implementation. Output 3. Two-input multiplexer (see the table below: x.y -data inputs, z- control input) Output 4. 1-bit half adder. 5. 1-bit full adder by cascading two half adders 6.1-bit full adder directly (as in...

  • Stuoymae Campus 20 pts Question 2 XYo Y) in which inputs X are connect to two...

    Stuoymae Campus 20 pts Question 2 XYo Y) in which inputs X are connect to two 4-bit Design a 4-bit Full Adder with inputs (Xo registers via four 2-to-1 Multiplexers and inputs Y are connected to two other 4-bit registers via four 2-to-1 Multiplexers. In this case assume that Carry in is always zero (and is therefore pull down) and that the register outputs 4-bits at a time. Make sure to show the proper connections between Ful adder, MUXS, and...

  • Building and testing basic combinational circuits using Verilog HDL Description: Build and test t...

    Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL. 1. 3-input majority function. 2. Conditional inverter (see the table below: x - control input, y - data input). Do NOT use XOR gates for the implementation.    x y Output 0   y 1   y' 3. Two-input multiplexer (see the table below: x,y - data inputs, z - control input).     z Output 0 x 1 y 4. 1-bit half...

  • i need sol for this questions please EXERCISE 1 (9 Marks) PART (A) Let we consider...

    i need sol for this questions please EXERCISE 1 (9 Marks) PART (A) Let we consider a Full Adder (Fig.1) with: - 2 inputs A, B (1 bit) - Carry Input Cin - 2 Outputs S (sum) and Cout (Carry outpu A-1) Complete the truth table (1 Marks) Tab.1 : Truth Table INPUTS OUTPUTS 4 B Cins Cout H OH OH Fig. 1 : Full Adder 1 bit A-2) From the truth table, give the expressions of the outputs (1...

  • (32 pts) Adder/ Subtractor 11. (8 pts) Given a l-bit full adder (you can use the...

    (32 pts) Adder/ Subtractor 11. (8 pts) Given a l-bit full adder (you can use the box representation as below) show the circuitry required to make it into a 4-bit full adder and subtractor. 12. (12 pts) Show the hardware required to compute the 4 primary flags for your 4-bit add sub unit carry (C), zero (Z), overflow (V), and sign (N). 13.(12 pts) Show the results for the addition below. Also show the equivalent decimal numbers for each Ain...

  • number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary...

    number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary numbers. A 2-level circuit that would add two four-bit numbers would have 9 inputs and five outputs. Although a 2-level SOP or POS circuit theoretically would be very fast, it has numerous drawbacks that make it impractical. The design would be very complex in terms of the number of logic gates. The number of inputs for each gate would challenge target technologies. Testing would...

  • Design a 4-bit Full Adder with inputs (X0...X3, Y0...Y3.), in which inputs X are connect to...

    Design a 4-bit Full Adder with inputs (X0...X3, Y0...Y3.), in which inputs X are connect to two 4-bit registers via four 2-to-1 Multiplexers and inputs Y are connected to two other 4-bit registers via four 2-to-1 Multiplexers. In this case, assume that Carry in is always zero (and is therefore pull down) and that the register outputs 4-bits at a time. Please make sure to show the proper connections between Full adder, MUXS, and registers.

  • Tim Question 1 Atte 20 pts 2H 24 Design a 1-bit Full Adder using NOR gates...

    Tim Question 1 Atte 20 pts 2H 24 Design a 1-bit Full Adder using NOR gates only, you must include and show: Truth tables, detail logic gate circuit designs, and Boolean expressions Upload Choose a File 20 pts Question 2 Design a 4-bit Full Adder with inputs (Xo...X3, Yo...Y3) in which inputs X are connect to two 4-bit registers via four 2-to-1 Multiplexers and inputs Y are connected to two other 4-bit registers via four 2-to-1 Multiplexers. In this case...

  • Please code the following in Verilog: Write the HDL gate-level hierarchical description of a four-bit adder-subtractor...

    Please code the following in Verilog: Write the HDL gate-level hierarchical description of a four-bit adder-subtractor for unsigned binary numbers similar to the following circuit. You can instantiate the four-bit full adder described in the following example code Figure 4.13a, 4-Bit adder-subtractor without overflow Inputs: 4-Bit A, 4-Bit B, and Mode M (0-add/1-subtract) Interfaces: Carry Bits C1, C2, C3 Outputs: Carry C (1 Bit, C4), Sum S (4 bit) Bo A FA FA FA FA module Add half (input a,...

  • Question: Part 1: In the second part of this lab, we will extend our adder to...

    Question: Part 1: In the second part of this lab, we will extend our adder to also allow for subtraction of the second number from the first. To implement this, we must take the 2's compliment of the second number and add it to the first. This can be implemented using the circuit shown in Section 4.4.2 of the notes, which is shown again here in Figure 2. B3 A3 B2 A B, A, B, A, -SM 0: Add 1:...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT