Question

capacity

  • Given a memory size bellow; Find and compute the following :

    • Memory size 256kbytes

 

 

  1. Find the number of accessible locations

  2. The number of memory word that can be used to store data

  3. # of address bits to access location

  4. Total number of storage cells

  5. Show how 57 is stored in location - 10

 


0 0
Add a comment Improve this question Transcribed image text
Request Professional Answer

Request Answer!

We need at least 10 more requests to produce the answer.

0 / 10 have requested this problem solution

The more requests, the faster the answer.

Request! (Login Required)


All students who have requested the answer will be notified once they are available.
Know the answer?
Add Answer to:
capacity
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Similar Homework Help Questions
  • a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...

    a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...

  • Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle...

    Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...

  • Memory Sizing NOTE:  K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte...

    Memory Sizing NOTE:  K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte (KB) is therefore 8 x 1024 = 8192 bits. a)  A 32 KB (kilobytes) memory has a 16 bit wordsize. How many words total can be stored in this memory? _________words b) A 256 KB memory has a 32 bit wordsize. How many bits are required to address this memory? _________ bits c) A computer memory has a 128 bit wordsize. It is made up...

  • please include only the digits of the appropriate number system. In particular, do not precede the...

    please include only the digits of the appropriate number system. In particular, do not precede the answers with ‘0x’ or ‘0b’ or follow your answers with base indicators, like subscript 2 or 10. 1. A processor uses 24 bits for its memory addressing. How many possible distinct locations (in decimal) can the computer address? The computer memory address locations are numbered from 0 to the maximum. If a memory locations' address is (7243)10, how is this address represented in binary...

  • A digital computer has a memory unit with 24 bits per word.

    A digital computer has a memory unit with 24 bits per word. the instructions set consists of 150 different operations. all instructions have an operation codepart(opcode) and an address part (allowing for only one address) Each instruction is stored in one word of memory.a. how many bits are needed for the opcodeb. how many bits are left for the address part of the instruction.c. What is the maximum allowable size of memory.d. what is the largest unsigned binary number that...

  • A digital computer has a memory unit with 24 bits per word. The instruction set consists...

    A digital computer has a memory unit with 24 bits per word. The instruction set consists of 199 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. [] How many bits are needed for the opcode? How many bits are left for the address part of the instruction? What is the maximum allowable size for memory? What is the largest signed...

  • A digital computer has a memory unit with 24 bits per word. The instruction set consists...

    A digital computer has a memory unit with 24 bits per word. The instruction set consists of 110 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. (10 points) How many bits are needed for the opcode? How many bits are left for the address part of the instruction? What is the maximum allowable size for memory? What is the largest...

  • A digital computer has a memory unit with 24 bits per word. The instruction set consists...

    A digital computer has a memory unit with 24 bits per word. The instruction set consists of 199 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. [8 marks] How many bits are needed for the opcode? How many bits are left for the address part of the instruction? What is the maximum allowable size for memory? What is the largest...

  • Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in...

    Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in the text book is available in a single chip. How many of these chips are needed to implement a 16x12 memory system? What is the total number of D FFs used for this memory system? b) Find the number of cells in a memory chip that has capacity of 32 Kilobits and is organized as 16-bit cells. How many address and data pins does...

  • Please show your work and answer all parts correctly 3- for a direct mapped cache design...

    Please show your work and answer all parts correctly 3- for a direct mapped cache design with a 32 bit address, the following bits of address are used to access the cache Tag Index Offset 31-10 9-5 4-0 a. What is cache block size (in word)? b. How many entries does the cache have? c. What is the ration between total bits required for such a cache implementation one the data storage bits?

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT