Explain your reasoning for the following:
a) Assume that the 4 x 3 memory given in the text book is available in a single chip. How many of these chips are needed to implement a 16x12 memory system? What is the total number of D FFs used for this memory system?
b) Find the number of cells in a memory chip that has capacity of 32 Kilobits and is organized as 16-bit cells. How many address and data pins does this memory chip have?
c) Find the size of the address space(in locations) of a CPU system with 24-bit address and 32-bit data bus.
d) Find the size of maximum addressable memory (maximum capacity) of a CPU system with 20-bit address and 16-bit data bus (in bytes).
e) How many 32Kx8 chips are required to completely fill the address range 30000H –BFFFFH with physical memory? CPU system has 20-bit address and 16-bitdata bus.
Greetings!!
a. In a 4x3 memory 4 address lines are there and each address can store 3 bits. In order to make 4x12 bits memory we need to arrange FOUR 4x3 chips in a row so that each address will get 12 bit stored. Such another 3 more rows are required to have 16x12 bit memory. Hence we need 16 chips of 4x3 size is required for this. 4 each in 4 rows.
Number of 4x3 chips=16
16x12 memory can store 192 bits and therefor we need 192 D flip flops.
b.
b.1 Number of cells=Number of bits=32K cells
b.2 Address lines required=32K/16
=2^15/2^4
=2^11
11 bit address
b.3 Data pins=16
c. 24x32 can have 2^24 addresses and each can store 32 bits.
ie 2^24x32 bits=16Mx32bits=16Mx4Bytes=64MB address space
d. 20x16 can address 2^20 locations and each location with 16 bits
ie Two 512KB memory makes 1Mx16 bit memory
So maximum size is 512KB.
Hope this helps
Thank You
Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in...
1. Fill in the information requested for each of the following memory units. a. 64K x 32 Number of words on this chip ________________________ Number of address lines on this chip ________________________ Number of data lines on this chip ________________________ Number of bytes on this chip ________________________ b. 16M x 8 Number of words on this chip ________________________ Number of address lines on this chip ________________________ Number of data lines on this chip ________________________ Number of bytes on this chip...
Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many address lines are needed to select one of the memory chips? Suppose a system has a byte-addressable memory size of 4GB. How many bits are required for each address? Suppose that a system uses 16-bit memory words and its memory built from 32 1Mx 8 RAM chips. How large, in words, is the memory on this system? Suppose that a system uses...
Given: 2 MB of physical R/W memory, composed of multiple 256KB chips, a CPU with a 21 bit address bus and an 8 bit data bus. Answer the following questions. h. (1 pt) Suppose I replaced the 256K RAM chip at the highest address, with a 256K EPROM chip, what would the address be of the lowest byte in the EPROM? Given: 2 MB of physical R/W memory, composed of multiple 256KB chips, a CPU with a 21 bit address...
If you were to build the cache memory from problem 1 (provided below), what is the total size (in bytes) required for this cache memory? The total size includes data, tag, and valid bit chips. Hint: your solution might not be a power of 2. Total cache memory is 128k bytes Cache block size is 4 words (1 word = 4 bytes) CPU address window = 32 bits Cache memory chip size = 4k x 8-bits
Memory Sizing NOTE: K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte (KB) is therefore 8 x 1024 = 8192 bits. a) A 32 KB (kilobytes) memory has a 16 bit wordsize. How many words total can be stored in this memory? _________words b) A 256 KB memory has a 32 bit wordsize. How many bits are required to address this memory? _________ bits c) A computer memory has a 128 bit wordsize. It is made up...
The handheld in previous question uses a microcontroller with a 12‐bit address bus. The memory chips selected have a size of 4K×4 bits. If the handheld device is to have a maximum amount of addressable memory, how many memory chips are required per device?
you answer for this question but very shortcut can you please answer with some nots thanks . Provide this 8-bit CPU with a 64Kb yte memory space by making use of 16K x 4 memory chip like the ones provided in the figure below. ) Fill in the blanks beside and inside the memory chips with the appropriate numbers. The number on top of this The spaces besides the A's and the D's are to indicate which lines of the...
Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...
Q2. Consider a four-way set associative cache with a data size of 64 KB. The CPU generates a 32-bit byte addressable memory address. Each memory word contains 4 bytes. The block size is 16 bytes. Show the logical partitioning of the memory address into byte offset, cache index, and tag components.
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory address space (i.e., mmber of addresses) that the processor can access directly? What is the maximum memory capacity (in bytes) for this microprocessor? b. c. What is the last memory address that the CPU can access? Write your answer in decimal. What is the maximum memory address space that the processor...