ZuoTi.Pro
Question

1. Fill in the information requested for each of the following memory units. a. 64K x...

1. Fill in the information requested for each of the following memory units.

a. 64K x 32 Number of words on this chip ________________________

Number of address lines on this chip ________________________

Number of data lines on this chip ________________________

Number of bytes on this chip ________________________

b. 16M x 8 Number of words on this chip ________________________

Number of address lines on this chip ________________________

Number of data lines on this chip ________________________

Number of bytes on this chip ________________________

2. a. How many 512K x 16 memory chips are needed to provide a memory capacity of 1M x 32? ________________________

b. What size decoder will be needed? ________________________ c. Draw a picture of your solution on the back of this sheet.

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Request Professional Answer

Request Answer!

We need at least 10 more requests to produce the answer.

0 / 10 have requested this problem solution

The more requests, the faster the answer.

Request! (Login Required)

All students who have requested the answer will be notified once they are available.
Know the answer?
Add Answer to:
1. Fill in the information requested for each of the following memory units. a. 64K x...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Similar Homework Help Questions

  • Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in...

    Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in the text book is available in a single chip. How many of these chips are needed to implement a 16x12 memory system? What is the total number of D FFs used for this memory system? b) Find the number of cells in a memory chip that has capacity of 32 Kilobits and is organized as 16-bit cells. How many address and data pins does...

  • (a) Clearly draw a memory chip of size 512 × 8 and the associated decoder inside...

    (a) Clearly draw a memory chip of size 512 × 8 and the associated decoder inside it, with all address bus and data bus (with bus width) clearly depicted. (b) how many such memory chips are needed to compose a memory of 2k×32? Draw a block diagram of these chips with all vital bus and wires and additional necessary logic specified.

  • a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...

    a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...

  • (40) Design 64k x 8 of memory starting at location 2000h. Us either 16k x 8...

    (40) Design 64k x 8 of memory starting at location 2000h. Us either 16k x 8 Ram or 8k x 8 Ram memories for this. Use the decoder below plus any additional circuitry as necessary. Assume 2 additional address than needed for your design ((log2( total memory)+2) address lines) 2 1. BIN OCT EN

  • If you were to build the cache memory from problem 1 (provided below), what is the...

    If you were to build the cache memory from problem 1 (provided below), what is the total size (in bytes) required for this cache memory? The total size includes data, tag, and valid bit chips. Hint: your solution might not be a power of 2. Total cache memory is 128k bytes Cache block size is 4 words (1 word = 4 bytes) CPU address window = 32 bits Cache memory chip size = 4k x 8-bits

  • 2. Suppose that a 16M X 16 main memory is built using 512K X 8 RAM...

    2. Suppose that a 16M X 16 main memory is built using 512K X 8 RAM chips and memory is word addressable. a) How many RAM chips are necessary? ______ b) How many RAM chips are needed for each memory word? _______ c) How many address bits are needed for each RAM chip? _______ d) How many address bits are needed for all memory? _______ A digital computer has a memory unit with 24 bits per word. The instruction set...

  • 1. Consider following Memory structure and complete the table for unknown parameters. 9 bitline c...

    1. Consider following Memory structure and complete the table for unknown parameters. 9 bitline conditioning wordline bitlines memory cells 2nk rowsx 2m+k columns column Xcircuitry MUX MUX 2m bits Number of words Number of Number of Number words in each bits for each of bits in Size of Size of each n decoder Multiplexers Number of Number of bits in multiplexers each row memorymemory word row 4x16 16 16 4x16 5x32 5x32 6x64 6x64 6x64 8x256 8x256 10x1024 9x512 10x1024...

  • you answer for this question but very shortcut can you please answer with some nots thanks . Provide this 8-bit CPU with a 64Kb yte memory space by making use of 16K x 4 memory chip like the ones...

    you answer for this question but very shortcut can you please answer with some nots thanks . Provide this 8-bit CPU with a 64Kb yte memory space by making use of 16K x 4 memory chip like the ones provided in the figure below. ) Fill in the blanks beside and inside the memory chips with the appropriate numbers. The number on top of this The spaces besides the A's and the D's are to indicate which lines of the...

  • Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle...

    Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...

  • do a and b CE228 Spring 2019 Qiz-2 Nane uestion-1: RAM [64 Pts.]: The followin mber...

    do a and b CE228 Spring 2019 Qiz-2 Nane uestion-1: RAM [64 Pts.]: The followin mber of bits per word. rt (a): How many address lines and input-output data lines are needed in each case? g memories are specified by the number of words times the O. Number of Address LinesNumber of input/Output Lines 6 2 3 4 64M x 16 32G x 64 2M x 8 4256K x 16 8 ming the RA Ms in the table above use...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT